IP Library Granted Patent US 10,254,972
Granted Patent B2
US 10,254,972 · App. 15/453,016 · Granted Apr 9, 2019

Storage device and storage system

Inventor: Daisuke Iwai (Yokohama, JP)
Assignee: TOSHIBA MEMORY CORPORATION
G06F3/0611G06F3/0634G06F3/0655G06F3/0679G06F12/0246G06F21/00G06F12/1433G06F2212/1016G06F2212/1044G06F2212/1052G06F2212/7201
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,254,972
App. No.
15/453,016
Granted
Apr 9, 2019
Kind
B2
Abstract

According to one embodiment, a storage device includes a nonvolatile memory storing first data, and a device controller which is capable of storing all or a part of the first data stored in the nonvolatile memory as second data to a memory area in a host. The device controller which is configured to calculate a first hash value of the second data stored in the memory area in a first timing, calculate a second hash value of the second data stored in the memory area in a second timing, and detect whether the second data stored in the memory area is tampered between the first and second timings by comparing the second hash value with the first hash value.

Claims (57)

1. A storage device which is connectable to a host, the storage device comprising:

a nonvolatile memory storing first data; and

a device controller which is capable of storing all or a part of the first data stored in the nonvolatile memory as second data to a memory area in the host,

wherein the device controller is configured to:

calculate a first hash value of the second data stored in the memory area in a first timing, wherein the first timing corresponds to the storage device entering a standby mode,

calculate a second hash value of the second data stored in the memory area in a second timing, wherein the second timing corresponds to the storage device exiting the standby mode, and

detect whether the second data stored in the memory area is tampered between the first and second timings by comparing the second hash value with the first hash value.

2. The storage device of claim 1 , wherein

the device controller determines that the second data is not tampered when the second hash value is equal to the first hash value, and determines that the second data stored in the memory area is valid.

3. The storage device of claim 1 , wherein

the device controller determines that the second data is tampered when the second hash value is different from the first hash value, and determines that the second data stored in the memory area is invalid.

4. The storage device of claim 3 , wherein

the device controller is capable of storing all or a part of the first data stored in the nonvolatile memory as the second data to the memory area again when the device controller determines that the second data stored in the memory area is invalid.

5. The storage device of claim 1 , wherein

the first data is a first translation table showing a relationship between a logical address and a physical address, the second data is a second translation table as all or a part of the first translation table, and the device controller detects whether the second translation table is tampered between the first and second timings by comparing the second hash value with the first hash value.

6. The storage device of claim 1 , wherein

the device controller is entered the storage device to the standby mode when a given period elapses after receiving a final access command from the host, and is exited the storage device from the standby mode when a new access command receives from the host.

7. The storage device of claim 1 , wherein

the device controller is entered the storage device to the standby mode on the basis of an instruction from the host, and is exited the storage device from the standby mode on the basis of an instruction from the host.

8. The storage device of claim 1 , wherein

the device controller comprises a register storing the first hash value, and the register is operated in the standby mode.

9. The storage system of claim 5 , wherein the device controller comprises a memory storing tag information which manages the second translation table, and determines whether a translation from the logical address to the physical address using the second translation table is possible by referring the tag information.

10. A storage device which is connectable to a host, the storage device comprising:

a nonvolatile memory storing first data; and

a device controller which is capable of storing all or a part of the first data stored in the nonvolatile memory as second data to a memory area in the host,

wherein the device controller is configured to:

indicate to the host so that the host calculates a first hash value of the second data stored in the memory area in a first timing, wherein the first timing corresponds to the storage device entering a standby mode,

indicate to the host so that the host calculates a second hash value of the second data stored in the memory area in a second timing, wherein the second timing corresponds to the storage device exiting the standby mode, and

detect whether the second data stored in the memory area is tampered between the first and second timings by comparing the second hash value with the first hash value.

11. The storage device of claim 10 , wherein

the first and second hash values are transferred from the host to the device controller in a given timing.

12. The storage device of claim 10 , wherein

the device controller determines that the second data is not tampered when the second hash value is equal to the first hash value, and determines that the second data stored in the memory area is valid.

13. The storage device of claim 10 , wherein

the device controller determines that the second data is tampered when the second hash value is different from the first hash value, and determines that the second data stored in the memory area is invalid.

14. The storage device of claim 10 , wherein

the first data is a first translation table showing a relationship between a logical address and a physical address, the second data is a second translation table as all or a part of the first translation table, and the device controller detects whether the second translation table is tampered between the first and second timings by comparing the second hash value with the first hash value.

15. A storage system comprising:

a host; and

a storage device which is connectable to the host,

wherein the storage device comprises:

a nonvolatile memory storing first data; and

a device controller which is capable of storing all or a part of the first data stored in the nonvolatile memory as second data to a memory area in the host,

wherein the host is configured to:

calculate a first hash value of the second data stored in the memory area in a first timing, wherein the first timing corresponds to the storage device entering a standby mode,

calculate a second hash value of the second data stored in the memory area in a second timing, wherein the second timing corresponds to the storage device exiting the standby mode, and

detect whether the second data stored in the memory area is tampered between the first and second timings by comparing the second hash value with the first hash value.

16. The storage system of claim 15 , wherein

the host determines that the second data is not tampered when the second hash value is equal to the first hash value, and instructs an information showing that the second data stored in the memory area is valid to the device controller.

17. The storage system of claim 15 , wherein

the host determines that the second data is tampered when the second hash value is different from the first hash value, and instructs an information showing that the second data stored in the memory area is invalid to the device controller.

18. The storage system of claim 15 , wherein

the first data is a first translation table showing a relationship between a logical address and a physical address, the second data is a second translation table as all or a part of the first translation table, and the host detects whether the second translation table is tampered between the first and second timings by comparing the second hash value with the first hash value.

19. The storage system of claim 15 , wherein the host comprises a device driver storing the first hash value.

20. The storage system of claim 19 , wherein

the memory area includes a host use area and a device use area, and

the host use area is a management area of the device driver.

Assignments (5)
MERGER Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: K.K. PANGEA
Reel/Frame 055659/0471 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: KIOXIA CORPORATION
Reel/Frame 055669/0001 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: K.K. PANGEA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 055669/0401 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 22, 2017
From: KABUSHIKI KAISHA TOSHIBA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 043620/0798 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 18, 2017
From: IWAI, DAISUKE
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 042420/0389 →
Continuity (2)
Provisional Application 62393880 · Sep 13, 2016
Related Publication 20180074722A1 · Mar 15, 2018
Cited By (6)
US 12,450,136 US 12,499,010 US 12,512,927 US 12,513,227 US 12,517,791 US 12,574,449