IP Library Granted Patent US 10,298,284
Granted Patent B2
US 10,298,284 · App. 15/464,174 · Granted May 21, 2019

Full duplex transceivers

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,298,284
App. No.
15/464,174
Granted
May 21, 2019
Kind
B2
Abstract

A full duplex transceiver includes a phased array antenna panel transmitter and a phased array antenna panel receiver. The full duplex transceiver may include at least one dummy antenna row situated between the phased array antenna panel transmitter and the phased array antenna panel receiver, the at least one dummy antenna row having at least one dummy antenna connected to a terminating resistor. The phased array antenna panel transmitter forms a desired radio frequency (RF) transmit beam at a target angle, and forms a null at an angle so as to minimize reception of offending transmit signals at said phased array antenna panel receiver. The phased array antenna panel receiver may receive offending transmit signals from the phased array antenna panel transmitter and a desired receive signal at a combined input power level. The full duplex transceiver may include an automatic gain controller configured to adjust a receiver chain of the phased array antenna panel receiver such that the receiver chain maintains operation in a linear region at the combined input power level.

Claims (42)

1. A full duplex transceiver comprising:

a phased array antenna panel transmitter;

a phased array antenna panel receiver;

at least one dummy antenna row situated between said phased array antenna panel transmitter and said phased array antenna panel receiver, said at least one dummy antenna row having at least one dummy antenna connected to a terminating resistor.

2. The full duplex transceiver of claim 1 , wherein said terminating resistor is a surface mount resistor on said phased array antenna panel receiver.

3. The full duplex transceiver of claim 1 , wherein said terminating resistor is situated in a radio frequency (RF) front end chip in said phased array antenna panel receiver.

4. The full duplex transceiver of claim 1 , wherein said phased array antenna panel transmitter forms a desired radio frequency (RF) transmit beam at a target angle, and forms a null at an angle so as to minimize reception of offending transmit signals at said phased array antenna panel receiver.

5. The full duplex transceiver of claim 4 , wherein said phased array antenna panel transmitter forms said desired RF transmit beam and said null by assigning complex weights to a plurality of antennas in said phased array antenna panel transmitter.

6. The full duplex transceiver of claim 5 , wherein said full duplex transceiver determines said complex weights using convex optimization.

7. The full duplex transceiver of claim 1 , wherein said phased array antenna panel transmitter comprises at least one dual-polarized antenna.

8. A full duplex transceiver comprising:

a phased array antenna panel transmitter;

a phased array antenna panel receiver receiving offending transmit signals from said phased array antenna panel transmitter and a desired receive signal at a combined input power level;

an automatic gain controller configured to adjust a receiver chain in said phased array antenna panel receiver such that said receiver chain maintains operation in a linear region at said combined input power level.

9. The full duplex transceiver of claim 8 , wherein said receiver chain comprises:

a low-noise amplifier (LNA);

a variable-gain amplifier (VGA);

a driver amplifier (DA);

a mixer;

a transimpedance amplifier (TIA);

wherein said automatic gain controller is configured to adjust said LNA, said VGA, said DA, and said TIA.

10. The full duplex transceiver of claim 9 , wherein said LNA is linear up to negative eight decibel-milliwatts (−8 dBm) output power, said VGA is linear up to negative eight decibel-milliwatts (−8 dBm) output power, said DA is linear up to negative eight decibel-milliwatts (−8 dBm) output power, said mixer is linear up to ten decibel-milliwatts (10 dBm) output power, and said TIA is linear up to ten decibel-milliwatts (10 dBm) output power.

11. The full duplex transceiver of claim 8 , wherein said phased array antenna panel transmitter forms a desired radio frequency (RF) transmit beam at a target angle, and forms a null at an angle so as to minimize reception of said offending transmit signals at said phased array antenna panel receiver.

12. The full duplex transceiver of claim 11 , wherein said phased array antenna panel transmitter forms said desired RF transmit beam and said null by assigning complex weights to a plurality of antennas in said phased array antenna panel transmitter.

13. The full duplex transceiver of claim 12 , wherein said full duplex transceiver determines said complex weights using convex optimization.

14. The full duplex transceiver of claim 8 , wherein said phased array antenna panel transmitter comprises at least one dual-polarized antenna.

15. A full duplex transceiver comprising:

a phased array antenna panel transmitter;

a phased array antenna panel receiver receiving offending transmit signals from said phased array antenna panel transmitter and a desired receive signal at a combined input power level;

at least one dummy antenna row situated between said phased array antenna panel transmitter and said phased array antenna panel receiver, said at least one dummy antenna row having at least one dummy antenna connected to a terminating resistor;

an automatic gain controller configured to adjust a receiver chain in said phased array antenna panel receiver such that said receiver chain maintains operation in a linear region at said combined input power level.

16. The full duplex transceiver of claim 15 , wherein said receiver chain comprises:

a low-noise amplifier (LNA);

a variable-gain amplifier (VGA);

a driver amplifier (DA);

a mixer;

a transimpedance amplifier (TIA);

wherein said automatic gain controller is configured to adjust said LNA, said VGA, said DA, and said TIA.

17. The full duplex transceiver of claim 16 , wherein said LNA is linear up to negative eight decibel-milliwatts (−8 dBm) output power, said VGA is linear up to negative eight decibel-milliwatts (−8 dBm) output power, said DA is linear up to negative eight decibel-milliwatts (−8 dBm) output power, said mixer is linear up to ten decibel-milliwatts (10 dBm) output power, and said TIA is linear up to ten decibel-milliwatts (10 dBm) output power.

18. The full duplex transceiver of claim 15 , wherein said phased array antenna panel transmitter forms a desired radio frequency (RF) transmit beam at a target angle, and forms a null at an angle so as to minimize reception of said offending transmit signals at said phased array antenna panel receiver.

19. The full duplex transceiver of claim 18 , wherein said phased array antenna panel transmitter forms said desired RF transmit beam and said null by assigning complex weights to a plurality of antennas in said phased array antenna panel transmitter.

20. The full duplex transceiver of claim 19 , wherein said full duplex transceiver determines said complex weights using convex optimization.

Assignments (6)
AMENDMENT TO INTELLECTUAL PROPERTY SECURITY AGREEMENT Recorded Jun 21, 2024
From: MOVANDI CORPORATION
To: FIRST-CITIZENS BANK & TRUST COMPANY, AS AGENT
Reel/Frame 067806/0508 →
AMENDMENT TO AMENDED AND RESTATED INTELLECTUAL PROPERTY SECURITY AGREEMENT Recorded Jun 21, 2024
From: MOVANDI CORPORATION
To: FIRST-CITIZENS BANK & TRUST COMPANY. AS BANK
Reel/Frame 067806/0520 →
SECURITY INTEREST Recorded Mar 2, 2022
From: MOVANDI CORPORATION
To: SILICON VALLEY BANK
Reel/Frame 059310/0021 →
SECURITY INTEREST Recorded Mar 2, 2022
From: MOVANDI CORPORATION
To: SILICON VALLEY BANK, AS AGENT
Reel/Frame 059310/0035 →
SECURITY INTEREST Recorded Oct 12, 2020
From: MOVANDI CORPORATION
To: SILICON VALLEY BANK
Reel/Frame 054053/0042 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 5, 2017
From: GHARAVI, SAM; YOON, SEUNGHWAN; ROFOUGARAN, AHMADREZA
To: MOVANDI CORPORATION
Reel/Frame 041866/0380 →