IP Library Granted Patent US 10,049,932
Granted Patent B2
US 10,049,932 · App. 15/469,801 · Granted Aug 14, 2018

Method of manufacturing of a sidewall opening of an interconnect of a semiconductor device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,049,932
App. No.
15/469,801
Granted
Aug 14, 2018
Kind
B2
Abstract

A semiconductor device includes a substrate having a top surface. A semiconductor circuit defines a circuit area on the top surface of the substrate. An interconnect is spaced apart from the circuit area and extends from the top surface into the substrate. The interconnect includes a sidewall formed of an electrically insulating material. An opening is provided in the sidewall.

Claims (13)

1. A method of manufacturing a semiconductor device, comprising:

providing a substrate having a top surface;

forming a semiconductor circuit defining a circuit area on the top surface of the substrate;

forming an interconnect spaced apart from the circuit area and extending from the top surface into the substrate, the interconnect comprising:

a first sidewall formed of a first electrically insulating material;

a second sidewall formed of a second electrically insulating material, the second sidewall being arranged inside the first sidewall;

a third sidewall formed of an electrically conducting material, the third sidewall being arranged inside the second sidewall, and

providing an opening within the second sidewall, wherein the opening extends laterally between an outer surface of the third sidewall and an inner surface of the first sidewall, wherein the outer surface of the third sidewall contacts the opening on one side, and the inner surface of the first sidewall contacts the opening on another, opposing side.

2. The method of claim 1 , wherein forming the opening comprises forming a recess within the second sidewall by selective etching.

3. The method of claim 2 , wherein forming the opening further comprises partial filling of the recess with a thermally decomposable material.

4. The method of claim 2 , wherein forming the opening further comprises depositing at least one of a dielectric layer and a metallization layer bridging the opening.

5. The method of claim 3 , wherein forming the opening further comprises filling the recess further with a porous and curable material.

6. The method of claim 5 , wherein forming the opening further comprises applying heat for decomposing the thermally decomposable material and for curing the porous material.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 29, 2022
From: INTEL DEUTSCHLAND GMBH
To: INTEL CORPORATION
Reel/Frame 061356/0001 →