IP Library Granted Patent US 10,614,755
Granted Patent B2
US 10,614,755 · App. 15/492,417 · Granted Apr 7, 2020

Active matrix display device for reducing unbalanced voltage drop

Inventors: Kohei Ebisuno (Tokyo, JP); Masafumi Matsui (Tokyo, JP); Hitoshi Tsuge (Tokyo, JP)
Assignee: JOLED INC.
G09G3/3233G09G3/3258G09G3/3291H01L27/3262H01L27/3276G09G2300/0426G09G2310/0297G09G2320/0219
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,614,755
App. No.
15/492,417
Granted
Apr 7, 2020
Kind
B2
Abstract

A display device includes a plurality of pixels arranged in rows and columns, a plurality of first power lines that extend in a pixel column direction and through which a power supply voltage is supplied to the pixels, and a plurality of second power lines that extend in the pixel column direction and through which an initialization voltage different from the power supply voltage is to the pixels. The number of first power lines is greater than the number of second power lines.

Claims (46)

1. An active matrix display device comprising:

a plurality of pixels arranged in rows and columns;

a plurality of first power lines that extend in a first direction and through which a first power supply voltage is supplied to the plurality of pixels, the first direction being either a pixel row direction or a pixel column direction; and

a plurality of second power lines that extend in the first direction and through which a second power supply voltage different from the first power supply voltage is supplied to the plurality of pixels,

wherein a number of the plurality of first power lines is greater than a number of the plurality of second power lines,

wherein each of the plurality of first power lines is spaced from one another,

wherein at least one of the plurality of first power lines is adjacent to both another first power line and a second power line,

wherein one of the first power line among the plurality of first power lines is provided directly adjacent to two second power lines,

wherein a total number of pixels directly connected to the plurality of first power lines is greater than a total number of pixels directly connected to the plurality of second power lines, and

wherein an amount of power supplied from the plurality of first power lines to the plurality of pixels is greater than an amount of power supplied from the plurality of second power lines to the plurality of pixels.

2. The active matrix display device according to claim 1 ,

wherein, among the plurality of pixels, a number of pixels that are supplied with the first power supply voltage from one of the plurality of first power lines is less than a number of pixels that are supplied with the second power supply voltage from one of the plurality of second power lines.

3. The active matrix display device according to claim 1 ,

wherein one of the plurality of pixels is sandwiched between another one of the plurality of pixels and a second power line that is closest in a second direction to the other one of the plurality of pixels among the plurality of second power lines, the second direction being orthogonal to the first direction, and

the other one of the plurality of pixels is supplied with the second power supply voltage from the one of the plurality of pixels.

4. The active matrix display device according to claim 1 ,

wherein each of the plurality of pixels includes:

a light emitter that emits light according to current flowing through the light emitter; and

a driver circuit that drives the current flowing through the light emitter, and

each of the plurality of first power lines is used to supply the first power supply voltage to the driver circuit of a corresponding one of the plurality of pixels to pass the current through the light emitter of the corresponding one of the plurality of pixels.

5. The active matrix display device according to claim 4 ,

wherein, in each of two pixels that share one of the plurality of first power lines among the plurality of pixels, the light emitter and the driver circuit are disposed axisymmetrically with respect to the one of the plurality of first power lines.

6. The active matrix display device according to claim 4 , further comprising

a plurality of data lines that are each installed for each pixel column or each pixel row and through which a light emission voltage for causing light emitters to emit light is supplied to the plurality of pixels,

wherein driver circuits are each a driving transistor that includes a first terminal, a second terminal, and a control terminal,

the light emitters are each an organic electroluminescent (EL) emitter that includes a third terminal and a fourth terminal,

each of the plurality of pixels further includes:

a capacitive circuit having a first electrode connected to the control terminal, and a second electrode connected to the third terminal;

a first transistor that switches between continuity and discontinuity between one of the plurality of data lines and the first electrode; and

a second transistor that switches to apply or not apply the second power supply voltage to the second electrode,

in each of the plurality of pixels, the first power supply voltage is applied to the first terminal,

one of the plurality of pixels is sandwiched between another one of the plurality of pixels and a second power line that is closest in a second direction to the other one of the plurality of pixels among the plurality of second power lines, the second direction being orthogonal to the first direction, and

the second electrode of the other one of the plurality of pixels is connected to the second electrode of the one of the plurality of pixels via the second transistor of the other one of the plurality of pixels.

7. The active matrix display device according to claim 4 , further comprising

a plurality of data lines that are each installed for each pixel column or each pixel row and through which a light emission voltage for causing light emitters to emit light is supplied to the plurality of pixels,

wherein driver circuits are each a driving transistor that includes a first terminal, a second terminal, and a control terminal,

the light emitters are each an organic electroluminescent (EL) emitter that includes a third terminal and a fourth terminal,

each of the plurality of pixels further includes:

a capacitive circuit having a first electrode connected to the control terminal, and a second electrode connected to the second terminal;

a first transistor that switches between continuity and discontinuity between one of the plurality of data lines and the first electrode; and

a second transistor that switches to apply or not apply the second power supply voltage to the first electrode,

in each of the plurality of pixels, the first power supply voltage is applied to the first terminal,

one of the plurality of pixels is sandwiched between another one of the plurality of pixels and a second power line that is closest in a second direction to the other one of the plurality of pixels among the plurality of second power lines, the second direction being orthogonal to the first direction, and

the first electrode of the other one of the plurality of pixels is connected to the first electrode of the one of the plurality of pixels via the second transistor of the other one of the plurality of pixels.

8. The active matrix display device according to claim 1 ,

wherein, among the plurality of pixels, a number of pixels that are supplied with the first power supply voltage from a single first power line from the plurality of first power lines is less than a number of pixels that are supplied with the second power supply voltage from a single second power line from the plurality of second power lines.

Assignments (5)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 18, 2025
From: JDI DESIGN AND DEVELOPMENT G.K.
To: MAGNOLIA BLUE CORPORATION
Reel/Frame 072039/0656 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 31, 2024
From: JOLED, INC.
To: JDI DESIGN AND DEVELOPMENT G.K.
Reel/Frame 066382/0619 →
CORRECTION BY AFFIDAVIT FILED AGAINST REEL/FRAME 063396/0671 Recorded Jun 12, 2023
From: JOLED, INC.
To: JOLED, INC.
Reel/Frame 064067/0723 →
SECURITY INTEREST Recorded Apr 20, 2023
From: JOLED, INC.
To: INCJ, LTD.
Reel/Frame 063396/0671 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 20, 2017
From: EBISUNO, KOHEI; MATSUI, MASAFUMI; TSUGE, HITOSHI
To: JOLED INC.
Reel/Frame 042083/0715 →
Priority Claims (1)
JP 2016-088638 · Apr 26, 2016 · national
Continuity (1)
Related Publication 20170309227A1 · Oct 26, 2017