IP Library Granted Patent US 9,960,075
Granted Patent B2
US 9,960,075 · App. 15/497,740 · Granted May 1, 2018

Method of manufacturing semiconductor integrated circuit device

Inventors: Masaaki Shinohara (Kanagawa, JP); Satoshi Iida (Kanagawa, JP)
Assignee: Renesas Electronics Corporation
H01L21/76224H01L21/308H01L21/76205
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,960,075
App. No.
15/497,740
Granted
May 1, 2018
Kind
B2
Abstract

Using an STI insulating film in a high breakdown voltage MOSFET leads to deterioration in reliability due to impact ionization near the bottom corner of a drain isolation insulating film. The invention provides a method of manufacturing a semiconductor integrated circuit device including forming a hard mask film, an opening therein, and a sidewall insulating film on the side surface thereof; forming a shallow trench in the opening with the hard mask film as a mask and oxidizing at least an exposed portion; filling the trench with an insulating film and then removing it so as to leave it outside the trench in the opening and thereby forming a drain offset STI insulating film inside and outside the trench; and forming a gate electrode extending from the upper portion of a gate insulating film in an active region contiguous thereto to the upper portion of the drain offset insulating film.

Claims (16)

1. A semiconductor device comprising:

a substrate having a main surface including a first region and a second region, the first region having a first portion, a second portion, a third portion, a fourth portion and a fifth portion sequentially,

a first trench in the substrate at the second portion;

a first insulation film formed in the first trench;

a second insulation film formed on the first insulation film;

a third insulation film formed on the main surface of the substrate at the fourth portion;

a gate electrode formed on the second insulation film and the third insulation film;

a first semiconductor region formed in the main surface of the substrate at a side of the second insulation film at the first portion;

a second semiconductor region formed in the main surface of the substrate at a side of the gate electrode at the fifth portion;

a second trench in the substrate at the second region;

a fourth insulation film formed in the second trench; and

a fifth insulation film formed on the fourth insulation film,

wherein the first insulation film and the second insulation film extend on the main surface of the substrate at the third portion, and

wherein the gate electrode is formed over the first insulation film and the second insulation film at the third portion contiguous to the first trench.

2. A semiconductor device according to claim 1 , wherein the first insulation film and the fourth insulation film are silicon oxide films.

3. A semiconductor device according to claim 1 , wherein the second insulation film and the fifth insulation film are silicon oxide films.

Assignments (1)
CHANGE OF ADDRESS Recorded Dec 7, 2017
From: RENESAS ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 044742/0288 →
Priority Claims (1)
JP 2014-135896 · Jul 1, 2014 · national
Continuity (4)
Continuation 15216856 · Jul 22, 2016
Continuation 15053551 · Feb 25, 2016
Continuation 14738846 · Jun 13, 2015
Related Publication 20170229338A1 · Aug 10, 2017