IP Library Granted Patent US 10,043,454
Granted Patent B2
US 10,043,454 · App. 15/509,674 · Granted Aug 7, 2018

Source driver circuit, and display device

Inventor: Hirofumi Nakagawa (Tokyo, JP)
Assignee: JOLED INC.
G09G3/3258G09G2310/0289G09G2310/0291G09G2310/08
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,043,454
App. No.
15/509,674
Granted
Aug 7, 2018
Kind
B2
Abstract

A source driver circuit is provided that supplies, to each of pixels arranged in a matrix, an electrical signal corresponding to a pixel signal. The source driver circuit includes a reference voltage generating unit, which includes a plurality of resistors connected in series, and a resistor, for gradation voltage generation that divides an input voltage into voltages of magnitudes. The source driver circuit also includes a gradation voltage generating circuit, which is connected between the plurality of resistors and is also connected between the plurality of resistors and the resistor for gradation voltage generation, that includes an offset-canceling amplifier. The offset-canceling amplifier alternates between an offset extraction state, in which an offset voltage of the offset-canceling amplifier is extracted, and a buffer output state, in which the offset voltage is added to the pixel signal and outputted.

Claims (15)

1. A source driver circuit that supplies, to each of pixels arranged in a matrix, an electrical signal corresponding to a pixel signal, the source driver circuit comprising:

a reference voltage generator, which includes a plurality of resistors connected in series;

a resistor for gradation voltage generation which divides an input voltage into voltages of magnitudes; and

a gradation voltage generating circuit, which is connected between the plurality of resistors and is also connected between the plurality of resistors and the resistor for gradation voltage generation, that includes an offset-canceling amplifier,

wherein the offset-canceling amplifier includes an amplifier, an offset capacitor, and a switch in series with an output of the amplifier, and

wherein the offset-canceling amplifier alternates between an offset extraction state, in which the switch is open and an offset voltage of the offset-canceling amplifier is extracted, and a buffer output state, in which the switch is closed and the offset voltage is added to the pixel signal and outputted.

2. The source driver circuit according to claim 1 ,

wherein in the offset extraction state, an electrical charge corresponding to the offset voltage of the amplifier is accumulated in the offset capacitor, and in the buffer output state, a voltage corresponding to the electrical charge accumulated in the offset capacitor is added to the pixel signal and outputted.

3. The source driver circuit according to claim 1 ,

wherein the pixels each include a light-emitting element, and

the light-emitting element is an organic electroluminescent (EL) element.

4. The source driver circuit according to claim 1 ,

wherein the offset-canceling amplifier enters the offset extraction state in a blanking period after an end of a video data period in which video data is displayed on a display screen, and enters the buffer output state after the offset voltage is accumulated as the electrical charge in the offset capacitor in the blanking period.

5. A display device, comprising:

the source driver circuit according to claim 1 .

Assignments (5)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 18, 2025
From: JDI DESIGN AND DEVELOPMENT G.K.
To: MAGNOLIA BLUE CORPORATION
Reel/Frame 072039/0656 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 31, 2024
From: JOLED, INC.
To: JDI DESIGN AND DEVELOPMENT G.K.
Reel/Frame 066382/0619 →
CORRECTION BY AFFIDAVIT FILED AGAINST REEL/FRAME 063396/0671 Recorded Jun 12, 2023
From: JOLED, INC.
To: JOLED, INC.
Reel/Frame 064067/0723 →
SECURITY INTEREST Recorded Apr 20, 2023
From: JOLED, INC.
To: INCJ, LTD.
Reel/Frame 063396/0671 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 8, 2017
From: NAKAGAWA, HIROFUMI
To: JOLED INC.
Reel/Frame 041506/0962 →
Priority Claims (1)
JP 2014-186892 · Sep 12, 2014 · national
Continuity (1)
Related Publication 20170263185A1 · Sep 14, 2017