IP Library Granted Patent US 10,186,423
Granted Patent B2
US 10,186,423 · App. 15/510,203 · Granted Jan 22, 2019

Method for producing a plurality of semiconductor chips having a mask layer with openings

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,186,423
App. No.
15/510,203
Granted
Jan 22, 2019
Kind
B2
Abstract

A method for producing a plurality of semiconductor chips and a semiconductor chip are disclosed. The method includes applying a mask material on a growth surface of a growth substrate, wherein the growth surface includes sapphire, patterning the mask material into a multiply-connected mask layer by introducing openings into the mask material, wherein the growth surface is exposed at the bottom of at least some of the openings, applying a semiconductor layer sequence on the mask layer and on the growth surface and singulating at least the semiconductor layer sequence into the plurality of semiconductor chips, wherein each semiconductor chip includes lateral dimensions and the lateral dimensions are large compared to an average distance of the openings to the nearest opening.

Claims (24)

1. A method for producing a plurality of semiconductor chips, the method comprising:

applying a mask material on a growth surface of a growth substrate, wherein the growth surface comprises sapphire;

patterning the mask material into a multiply-connected mask layer by introducing openings into the mask material, wherein the growth surface is exposed at a bottom of at least some of the openings;

applying a semiconductor layer sequence on the mask layer and on the growth surface;

singulating at least the semiconductor layer sequence into the plurality of semiconductor chips, wherein each semiconductor chip comprises lateral dimensions and the lateral dimensions are large compared to an average distance of the openings to a nearest opening; and

at least partially removing the mask layer so that gas-filled cavities are arranged between the semiconductor layer sequence and the growth substrate at places where the mask layer has been removed.

2. The method according to claim 1 , wherein the semiconductor layer sequence, the mask layer and the growth substrate are severed multiple times during singulation.

3. The method according to claim 1 , wherein the mask material contains a silicon oxide or consists of silicon oxide.

4. The method according to claim 1 , wherein a distance between nearest openings is between at least 0.5 μm and at most 15 μm for at least some openings.

5. The method according to claim 1 , wherein the openings are arranged at lattice points of a regular lattice.

6. The method according to claim 1 , wherein a maximum lateral opening dimension is between at least 0.3 μm and at most 2.0 μm for at least some of the openings.

7. The method according to claim 1 , wherein a thickness of the mask layer is between at least 0.2 μm and 10 μm at most.

8. The method according to claim 1 , wherein the semiconductor layer sequence is completely formed over the mask layer.

9. The method according to claim 1 , wherein the lateral dimension of each semiconductor chip is at least 50 times greater than the average distance.

10. The method according to claim 1 , wherein the semiconductor layer sequence includes an active region configured to generate light, and wherein the mask material reflects light generated in the active region when the semiconductor chips are operated.

11. The method according to claim 1 , wherein the semiconductor layer sequence includes an active region configured to generate light, wherein regions of the semiconductor layer sequence are formed in the openings of the mask layer, and wherein the regions of the semiconductor layer sequence increase a probability for light exit from the semiconductor layer sequence when the semiconductor chips are operated.

12. The method according to claim 1 , wherein the gas-filled cavities reflect light generated in an active region of the semiconductor layer sequence when the semiconductor chips are operated.

13. A method for producing a plurality of semiconductor chips, the method comprising:

applying a mask material on a growth surface of a growth substrate, wherein the growth surface comprises sapphire;

patterning the mask material into a multiply-connected mask layer by introducing openings into the mask material, wherein the growth surface is exposed at a bottom of at least some of the openings;

applying a semiconductor layer sequence on the mask layer and on the growth surface;

singulating at least the semiconductor layer sequence into a plurality of semiconductor chips, wherein each semiconductor chip comprises lateral dimensions and the lateral dimensions are large compared to an average distance of the openings to a nearest opening, wherein a distance between nearest openings is between at least 0.5 μm and 15 μm at most for at least some openings; and

at least partially removing the mask layer so that gas-filled cavities are arranged between the semiconductor layer sequence and the growth substrate at places where the mask layer has been removed.

14. The method according to claim 13 , wherein the gas-filled cavities reflect light generated in an active region of the semiconductor layer sequence when the semiconductor chips are operated.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 3, 2020
From: OSRAM OPTO SEMICONDUCTORS GMBH
To: OSRAM OLED GMBH
Reel/Frame 051467/0906 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 22, 2017
From: GOTSCHKE, TOBIAS; OFF, JÜRGEN; PERZLMAIER, KORBINIAN
To: OSRAM OPTO SEMICONDUCTORS GMBH
Reel/Frame 042459/0553 →