IP Library Granted Patent US 10,489,162
Granted Patent B2
US 10,489,162 · App. 15/588,374 · Granted Nov 26, 2019

System and method of updating an information handling system via out-of-band data transfer

Inventors: Srikanth Kondapi (Austin, TX); Nathan F. Martell (Taylor, TX); Joseph Kozlowski, Jr. (Hutto, TX); Abeye Teshome (Austin, TX)
Assignee: Dell Products L.P.
G06F9/4401G06F8/654G06F9/30043
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,489,162
App. No.
15/588,374
Granted
Nov 26, 2019
Kind
B2
Abstract

In one or more embodiments, one or more systems, method, and/or processes may receive processor instructions via an out-of-band system of an information handling system (IHS) and store the processor instructions via a storage device. For example, the processor instructions may be stored via a hidden partition of the storage device. While the out-of-band system receives the processor instructions, one or more of the IHS and a processor of the IHS may be in a low-power state. For example, the processor may not execute any instructions in the low-power state. While the out-of-band system receives the processor instructions, one or more of the IHS, an operating system of the IHS, and IHS firmware of the IHS may be impaired or inoperable, and the processor instructions may provide one or more remedies and/or repairs. In one or more embodiments, the IHS may be booted after the processor instructions are stored.

Claims (49)

1. An information handling system, comprising:

a processor;

a non-volatile memory medium communicatively coupled to the processor, including:

i) a first partition that stores an operating system, the first partition accessible by the processor, and

ii) a second partition, different from the first partition, that stores instructions executable by the processor;

an embedded controller communicatively coupled to the processor;

a management controller communicatively coupled to the processor and to the embedded controller;

a network interface coupled to the processor and to the management controller;

wherein the management controller receives, independently of the processor and via the network interface, processor instructions executable via the processor;

wherein the embedded controller, independently of the processor:

receives the processor instructions via the management controller, the processor instructions including boot loader instructions;

initially stores the processor instructions via the second partition of the non-volatile memory medium; and

transfer the processor instructions from the second partition of the non-volatile memory medium to the first partition of the non-volatile memory medium.

2. The information handling system of claim 1 , wherein the processor instructions include at least one of information handling system firmware, an application, a firmware update for the information handling system, a new operating system, a device driver configured to be utilized with an operating system of the information handling system, a component configured to be utilized with the operating system, and an update configured to be utilized with the operating system.

3. The information handling system of claim 1 ,

wherein the non-volatile memory medium includes a plurality of partitions.

4. The information handling system of claim 1 , wherein the processor is not executing any processor instructions while the management controller receives the processor instructions executable and while the embedded controller receives the processor instructions via the management controller and stores the processor instructions via the non-volatile memory medium.

5. The information handling system of claim 1 , wherein after the embedded controller stores the processor instructions, the information handling system boots.

6. The information handling system of claim 5 , wherein the embedded controller provides information to an operating system of the information handling system that indicates that the processor instructions are available via the non-volatile memory medium.

7. The information handling system of claim 6 , wherein the embedded controller determines a point in a boot sequence where the operating system is operable to receive the information that indicates that the processor instructions are available via the non-volatile memory medium.

8. The information handling system of claim 1 , wherein after the embedded controller stores the processor instructions, the embedded controller stores the processor instructions via another non-volatile memory medium that is access by the processor upon booting.

9. The information handling system of claim 1 ,

wherein the information handling system stores information handling system firmware that is at least one of impaired and inoperable; and

wherein the processor instructions include at least one of a repair to the information handling system firmware and new information handling system firmware.

10. The information handling system of claim 1 , further comprising:

a platform controller hub communicatively coupled to the embedded controller and to the non-volatile memory medium;

wherein when the embedded controller stores the processor instructions via the non-volatile memory medium, the embedded controller utilizes the platform controller hub to store the processor instructions via the non-volatile memory medium.

11. A method of operating an information handling system, comprising:

a management controller of the information handling system receiving, independently of a processor of the information handling system and via a network interface of the information handling system, processor instructions executable via the processor;

an embedded controller of the information handling system receiving, independently of the processor, the processor instructions from the management controller, independently of the processor, the processor instructions including boot loader instructions;

the embedded controller:

initially storing, independently of the processor, the processor instructions via a second partition of a non-volatile memory medium of the information handling system;

transferring the processor instructions from the second partition of the non-volatile memory medium to a first partition of the non-volatile memory medium, different from the second partition, wherein the first partition stores an operating system and is accessible by the processor.

12. The method of claim 11 , wherein the processor instructions include at least one of information handling system firmware, an application, a firmware update for the information handling system, an operating system, a device driver configured to be utilized with an operating system of the information handling system, a component configured to be utilized with the operating system, and an update configured to be utilized with the operating system.

13. The method of claim 11 ,

wherein the non-volatile memory medium includes a plurality of partitions.

14. The method of claim 11 , wherein the processor is not executing any processor instructions while the management controller receives the processor instructions executable and while the embedded controller receives the processor instructions from the management controller and stores the processor instructions via the non-volatile memory medium.

15. The method of claim 11 , further comprising:

after the embedded controller storing the processor instructions via the non-volatile memory medium, booting the information handling system.

16. The method of claim 15 , further comprising:

providing information to an operating system of the information handling system that indicates that the processor instructions are available via the non-volatile memory medium.

17. The method of claim 16 , further comprising:

determining that the operating system is operable to receive the information that indicates that the processor instructions are available via the non-volatile memory medium.

18. The method of claim 11 , further comprising:

after the embedded controller storing the processor instructions via non-volatile memory medium, storing the processor instructions via another non-volatile memory medium that is accessible by the processor upon booting.

19. The method of claim 11 ,

wherein the information handling system stores information handling system firmware that is at least one of impaired and inoperable; and

wherein the processor instructions include at least one of a repair to the information handling system firmware and new information handling system firmware.

20. The method of claim 11 , wherein the embedded controller storing the processor instructions via the non-volatile memory medium of the information handling system includes the embedded controller utilizing a platform controller hub of the information handling system to store the processor instructions via the non-volatile memory medium of the information handling system.

Assignments (8)
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (053546/0001) Recorded Jun 23, 2022
From: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
To: DELL MARKETING L.P. (ON BEHALF OF ITSELF AND AS SUCCESSOR-IN-INTEREST TO CREDANT TECHNOLOGIES, INC.); DELL INTERNATIONAL L.L.C.; DELL PRODUCTS L.P.; DELL USA L.P.; EMC CORPORATION; DELL MARKETING CORPORATION (SUCCESSOR-IN-INTEREST TO FORCE10 NETWORKS, INC. AND WYSE TECHNOLOGY L.L.C.); EMC IP HOLDING COMPANY LLC
Reel/Frame 071642/0001 →
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (052216/0758) Recorded Jun 23, 2022
From: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
To: DELL PRODUCTS L.P.; EMC IP HOLDING COMPANY LLC
Reel/Frame 060438/0680 →
RELEASE OF SECURITY INTEREST AF REEL 052243 FRAME 0773 Recorded Nov 2, 2021
From: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH
To: DELL PRODUCTS L.P.; EMC IP HOLDING COMPANY LLC
Reel/Frame 058001/0152 →
SECURITY AGREEMENT Recorded Apr 22, 2020
From: CREDANT TECHNOLOGIES INC.; DELL INTERNATIONAL L.L.C.; DELL MARKETING L.P.; DELL PRODUCTS L.P.; DELL USA L.P.; EMC CORPORATION; FORCE10 NETWORKS, INC.; WYSE TECHNOLOGY L.L.C.; EMC IP HOLDING COMPANY LLC
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A.
Reel/Frame 053546/0001 →
SECURITY AGREEMENT Recorded Mar 26, 2020
From: DELL PRODUCTS L.P.; EMC IP HOLDING COMPANY LLC
To: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH
Reel/Frame 052243/0773 →
PATENT SECURITY AGREEMENT (NOTES) Recorded Mar 24, 2020
From: DELL PRODUCTS L.P.; EMC IP HOLDING COMPANY LLC
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT
Reel/Frame 052216/0758 →
SECURITY AGREEMENT Recorded Mar 21, 2019
From: CREDANT TECHNOLOGIES, INC.; DELL INTERNATIONAL L.L.C.; DELL MARKETING L.P.; DELL PRODUCTS L.P.; DELL USA L.P.; EMC CORPORATION; FORCE10 NETWORKS, INC.; WYSE TECHNOLOGY L.L.C.; EMC IP HOLDING COMPANY LLC
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A.
Reel/Frame 049452/0223 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 5, 2017
From: KONDAPI, SRIKANTH; MARTELL, NATHAN F.; KOZLOWSKI, JOSEPH, JR.; TESHOME, ABEYE
To: DELL PRODUCTS L.P.
Reel/Frame 042259/0667 →
Continuity (1)
Related Publication 20180321847A1 · Nov 8, 2018