IP Library Granted Patent US 9,838,140
Granted Patent B1
US 9,838,140 · App. 15/597,120 · Granted Dec 5, 2017

Single-chip transceiver with electronic dispersion compensation for coherent optical channels

Inventors: Diego Ernesto Crivelli (Cordoba, AR); Mario Rafael Hueda (Cordoba, AR); Hugo Santiago Carrer (Mendiolaza, AR); Jeffrey Zachan (Newport Beach, CA); Vadim Gutnik (Irvine, CA); Martin Ignacio del Barco (Cordoba, AR); Ramiro Rogelio Lopez (Cordoba, AR); Shih Cheng Wang (Pensacola Beach, FL); Geoffrey O. Hatcher (Orange, CA); Jorge Manuel Finochietto (Cordoba, AR); Michael Yeo (Irvine, CA); Andre Chartrand (Del Mar, CA); Norman L. Swenson (Mountain View, CA); Paul Voois (Ladera Ranch, CA); Oscar Ernesto Agazzi (Irvine, CA)
Assignee: INPHI CORPORATION
H04B10/6162H04B10/2569H04B10/40
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,838,140
App. No.
15/597,120
Granted
Dec 5, 2017
Kind
B1
Abstract

A transceiver for fiber optic communications.

Claims (59)

1. A method for processing communication signals in a transceiver, the method comprising:

receiving, by a transmitter host interface embodied in an integrated circuit, an input host signal;

framing, by a transmitter framer embodied in the integrated circuit, the input host signal to generate a framed host signal;

encoding, by a transmitter coder embodied in the integrated circuit, the framed host signal to generate an encoded host signal for transmission over a communication channel;

equalizing a digital input ingress signal using a bulk chromatic dispersion, fiber length estimation, and coarse carrier recovery circuit embodied in the integrated circuit to generate an equalized ingress signal;

framing, by a receiver framer, the equalized ingress signal to generate a framed ingress signal; and

outputting the framed ingress signal by a host interface embodied in the integrated circuit, the receiver host interface compatible with a framing protocol of the receiver framer.

2. The method of claim 1 , further comprising:

converting, by an analog-to-digital converter embodied in the integrated circuit, an analog input ingress signal to the digital input ingress signal using an approximately 0.4 pJ/conversion-step figure of merit.

3. The method of claim 1 , wherein equalizing the digital input ingress signal using the bulk chromatic dispersion, fiber length estimation, and coarse carrier recovery circuit comprises:

performing an automatic fiber length estimator upon startup of the transceiver and automatically programming a response of a filter based on the fiber length estimation.

4. The method of claim 1 , further comprising:

performing a feedback fine carrier recovery in a feedback fine carrier recovery circuit and

performing a feed forward fine carrier recovery in a feedback fine carrier recovery circuit to recover a carrier signal of the digital input ingress signal.

5. The method of claim 4 , wherein performing the feedback fine carrier recovery comprises operating a decision directed phase-locked loop.

6. The method of claim 5 , wherein operating the decision directed phase-locked loop comprises:

computing parallel numerically controlled oscillator outputs of the decision directed phase-locked loop in a single clock cycle.

7. The method of claim 1 , further comprising:

receiving, by an analog front end, an analog input ingress signal comprising four channels including an in-phase horizontally polarized channel, an in-phase vertically polarized channel, a quadrature horizontally polarized channel, and a quadrature vertically polarized channel;

sampling, by the analog front end, each of the four channels of the analog input ingress signal at a sampling rate greater than a symbol rate to generate the digital input ingress signal; and

providing the digital input ingress signal to the bulk chromatic dispersion, fiber length estimation, and coarse carrier recovery circuit.

8. The method of claim 7 , wherein sampling each of the four channels comprises:

sampling each of the four channels using separate analog-to-digital converters (ADCs) for each of the four channels, wherein each of the ADCs comprise a plurality of interleaved sub-ADCs, and wherein adjacent pairs of the sub-ADCs sample out of phase with each other and share a single buffer.

9. The method of claim 7 , further comprising:

generate, by a timing recovery circuit, a timing signal based on an output of the bulk chromatic dispersion, fiber length estimation, and coarse carrier recovery circuit; and

providing the timing signal to the analog front end for sampling the analog input ingress signal.

10. The method of claim 1 , further comprising:

further equalizing, by a feedforward equalizer, the equalized ingress signal by performing polarization demultiplexing and compensation for polarization mode dispersion and polarization-dependent loss.

11. A method for processing communication signals in an optical communication system, the method comprising:

receiving, by a transmitter host interface embodied in an integrated circuit, an input host signal;

framing, by a transmitter framer embodied in the integrated circuit, the input host signal to generate a framed host signal;

encoding, by a transmitter coder embodied in the integrated circuit, the framed host signal to generate an encoded host signal;

convert, by an optical front end, the encoded host signal from an electrical signal to an optical output signal for transmission over a communication channel;

receiving, by the optical front end, an optical ingress signal from the communication channel;

converting the optical ingress signal to a digital input ingress signal comprising an electrical signal;

equalizing the digital input ingress signal using a bulk chromatic dispersion, fiber length estimation, and coarse carrier recovery circuit embodied in the integrated circuit to generate an equalized ingress signal;

framing, by a receiver framer, the equalized ingress signal to generate a framed ingress signal; and

outputting the framed ingress signal by a host interface embodied in the integrated circuit as an electrical output signal according to a framing protocol of the receiver framer.

12. The method of claim 11 , further comprising:

converting, by an analog-to-digital converter embodied in the integrated circuit, an analog input ingress signal to the digital input ingress signal using an approximately 0.4 pJ/conversion-step figure of merit.

13. The method of claim 11 , wherein equalizing the digital input ingress signal using the bulk chromatic dispersion, fiber length estimation, and coarse carrier recovery circuit comprises:

performing an automatic fiber length estimator upon startup of the transceiver and automatically programming a response of a filter based on the fiber length estimation.

14. The method of claim 11 , further comprising:

performing a feedback fine carrier recovery in a feedback fine carrier recovery circuit and

performing a feed forward fine carrier recovery in a feedback fine carrier recovery circuit to recover a carrier signal of the digital input ingress signal.

15. The method of claim 14 , wherein performing the feedback fine carrier recovery comprises operating a decision directed phase-locked loop.

16. The method of claim 15 , wherein operating the decision directed phase-locked loop comprises:

computing parallel numerically controlled oscillator outputs of the decision directed phase-locked loop in a single clock cycle.

17. The method of claim 11 , wherein converting the optical ingress signal to a digital input ingress signal comprises:

converting, by the optical front end, the optical ingress signal to an analog input ingress signal, the analog input ingress signal comprising four channels including an in-phase horizontally polarized channel, an in-phase vertically polarized channel, a quadrature horizontally polarized channel, and a quadrature vertically polarized channel;

sampling, by an analog front end, each of the four channels of the analog input ingress signal at a sampling rate greater than a symbol rate to generate the digital input ingress signal; and

providing the digital input ingress signal to the bulk chromatic dispersion, fiber length estimation, and coarse carrier recovery circuit.

18. The method of claim 17 , wherein sampling each of the four channels comprises:

sampling each of the four channels using separate analog-to-digital converters (ADCs) for each of the four channels, wherein each of the ADCs comprise a plurality of interleaved sub-ADCs, and wherein adjacent pairs of the sub-ADCs sample out of phase with each other and share a single buffer.

19. The method of claim 18 , further comprising:

generate, by a timing recovery circuit, a timing signal based on an output of the bulk chromatic dispersion, fiber length estimation, and coarse carrier recovery circuit; and

providing the timing signal to the analog front end for sampling the analog input ingress signal.

20. The method of claim 11 , further comprising:

further equalizing, by a feedforward equalizer, the equalized ingress signal by performing polarization demultiplexing and compensation for polarization mode dispersion and polarization-dependent loss.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 27, 2021
From: CAVIUM INTERNATIONAL
To: MARVELL ASIA PTE LTD.
Reel/Frame 057336/0873 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 25, 2021
From: MARVELL TECHNOLOGY CAYMAN I
To: CAVIUM INTERNATIONAL
Reel/Frame 057279/0519 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 23, 2021
From: INPHI CORPORATION
To: MARVELL TECHNOLOGY CAYMAN I
Reel/Frame 056649/0823 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 24, 2017
From: CLARIPHY COMMUNICATIONS, INC.
To: INPHI CORPORATION
Reel/Frame 042492/0845 →
Continuity (5)
Continuation 14629243 · Feb 23, 2015
Continuation In Part 13608993 · Sep 10, 2012
Continuation In Part 12938040 · Nov 2, 2010
Provisional Application 61533016 · Sep 9, 2011
Provisional Application 61257384 · Nov 2, 2009