IP Library Granted Patent US 10,254,820
Granted Patent B2
US 10,254,820 · App. 15/648,036 · Granted Apr 9, 2019

Configurable and power-optimized integrated gate-driver for USB power-delivery and type-C SoCs

Inventors: Anup Nayak (Fremont, CA); Ramakrishna Venigalla (Bangalore, IN)
Assignee: Cypress Semiconductor Corporation
G06F1/3287G06F1/266G06F13/385G06F13/4072G06F13/4282G06F2213/0042Y02D10/14Y02D10/151
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,254,820
App. No.
15/648,036
Granted
Apr 9, 2019
Kind
B2
Abstract

Techniques for power Field Effect Transistor (power-FET) gate drivers are described herein. In an example embodiment, a USB-enabled system comprises a first and second power paths and an IC controller coupled to control the first and second power paths, where the first and second power paths are external to the IC controller and the IC controller is configured to operate both an N-channel power-FET in the first power path and a P-channel power-FET in the second power path.

Claims (13)

1. A system comprising:

a first power path comprising an N-channel power-Field Effect Transistor (power-FET);

a second power path comprising a P-channel power-FET;

an integrated circuit (IC) controller coupled to control the first power path and the second power path, wherein the first power path and the second power path are external to the IC controller, and wherein the IC controller is configured at least to:

in a first state, operate to turn and maintain ON the N-channel power-FET;

in a second state, operate to turn OFF the N-channel power-FET and to turn and maintain ON the P-channel power-FET; and

in a third state, operate to turn OFF the P-channel power-FET.

2. The system of claim 1 , wherein the system is Universal Serial Bus (USB)-enabled.

3. The system of claim 2 , wherein the system is a laptop computer.

4. The system of claim 2 , wherein the system is a monitor.

5. The system of claim 2 , wherein the system is a hub.

6. The system of claim 2 , wherein the system is a wall charger.

7. The system of claim 2 , wherein the system is a smartphone or a tablet.

Assignments (5)
MERGER Recorded Nov 14, 2025
From: CYPRESS SEMICONDUCTOR CORPORATION
To: INFINEON TECHNOLOGIES AMERICAS CORP.
Reel/Frame 073571/0456 →
RELEASE OF SECURITY INTEREST Recorded Mar 16, 2022
From: MUFG UNION BANK, N.A.
To: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
Reel/Frame 059410/0438 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN INTELLECTUAL PROPERTY Recorded Oct 28, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: MUFG UNION BANK, N.A.
Reel/Frame 050896/0366 →
PATENT SECURITY AGREEMENT Recorded Jun 21, 2018
From: CYPRESS SEMICONDUCTOR CORPORATION
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 046402/0277 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 19, 2017
From: NAYAK, ANUP; VENIGALLA, RAMAKRISHNA
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 043908/0326 →
Continuity (3)
Continuation 15200538 · Jul 1, 2016
Provisional Application 62336183 · May 13, 2016
Related Publication 20170351320A1 · Dec 7, 2017
Cited By (1)
US 12,316,786