IP Library Granted Patent US 10,191,341
Granted Patent B2
US 10,191,341 · App. 15/666,091 · Granted Jan 29, 2019

Display device and method of manufacturing display device

Inventor: Kikuo Ono (Ibaraki, JP)
Assignee: Panasonic Liquid Crystal Display Co., Ltd.
G02F1/136227G02F1/1368G02F1/133345G02F1/134336G02F1/136286H01L27/124H01L27/127H01L27/1248H01L27/1262
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,191,341
App. No.
15/666,091
Granted
Jan 29, 2019
Kind
B2
Abstract

A display device includes a plurality of pixels arranged in a matrix. Each of the plurality of pixels includes a transistor and a pixel electrode arranged above the transistor through a first protective film and a second protective film. Among the plurality of pixels, the pixel electrodes of two pixels adjacent in a column direction are connected to corresponding source electrodes of the two pixels through second and third contact holes respectively. The second and third contact holes are formed in the first protective film within a first contact hole that is formed in the second protective film.

Claims (37)

1. A display device comprising:

a thin film transistor;

a protective film formed on the thin film transistor;

a common electrode formed on the protective film;

a pixel electrode opposite to the common electrode, wherein

the common electrode has an opening enclosed by the common electrode,

the protective film has a first hole and a second hole formed in a same layer, and

the opening overlaps the first hole and the second hole in plan view.

2. The display device according to the claim 1 , wherein

the pixel electrode electrically connects to the thin film transistor through the first hole.

3. The display device according to the claim 1 further comprises a first electrode, wherein

the first electrode electrically connects to the common electrode through the second hole.

4. The display device according to claim 1 , wherein

the first hole and the second hole are positioned within the opening in plan view.

5. The display device according to claim 1 , further comprising a first electrode, wherein

the thin film transistor includes a source electrode, and

the source electrode and the first electrode are electrically isolated from each other.

6. The display device according to the claim 1 , wherein

the thin film transistor includes a source electrode, and

the first hole overlaps at least a part of the source electrode in plan view.

7. The display device according to the claim 6 , further comprising a first electrode, wherein

the second hole overlaps at least a part of the first electrode in plan view.

8. The display device according to claim 6 , wherein

a size of the first hole is smaller than a size of the second hole.

9. The display device according to the claim 1 , further comprising a first electrode, wherein

the second hole overlaps at least a part of the first electrode in plan view.

10. The display device according to the claim 9 , wherein

the first electrode electrically connects to the common electrode.

11. The display device according to claim 9 , further comprising a gate wiring, wherein

the first electrode is at least partially parallel with the gate wiring.

12. The display device according to claim 9 , wherein

the thin film transistor includes a gate electrode, and

the first electrode and the gate electrode are formed in the same layer.

13. The display device according to claim 9 , wherein

the thin film transistor includes a gate electrode, and

the first electrode and the gate electrode are electrically isolated from each other.

14. A display device according to claim 1 , further comprising a plurality of data wirings, wherein an outer boundary of the opening is located between two adjacent data wirings from the plurality of data wirings.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 18, 2023
From: PANASONIC LIQUID CRYSTAL DISPLAY CO., LTD.
To: PANASONIC INTELLECTUAL PROPERTY CORPORATION OF AMERICA
Reel/Frame 064292/0775 →
Priority Claims (1)
JP 2013-084676 · Apr 15, 2013 · national
Continuity (3)
Continuation 14755541 · Jun 30, 2015
Continuation 14198002 · Mar 5, 2014
Related Publication 20170329188A1 · Nov 16, 2017