IP Library Granted Patent US 10,333,260
Granted Patent B2
US 10,333,260 · App. 15/678,713 · Granted Jun 25, 2019

High contact resistance detection

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,333,260
App. No.
15/678,713
Granted
Jun 25, 2019
Kind
B2
Abstract

A device includes an interface configured to couple a power source to the device. The interface includes a plurality of contacts including at least one first contact configured to couple a voltage bus of the power source to a voltage bus of the device, and at least one second contact configured to couple the voltage bus of the power source to a secondary bus of the device. The device further includes a detector configured to determine a contact resistance of the at least one first contact based on a first current associated with the voltage bus and a second current associated with the secondary bus.

Claims (60)

1. A device comprising:

an interface including a plurality of contacts, the interface being configured to couple a power source to the device, the plurality of contacts including:

at least one first contact configured to couple a voltage bus of the power source to a voltage bus of the device, and

at least one second contact configured to couple the voltage bus of the power source to a secondary bus of the device; and

a detector configured to determine a contact resistance of the at least one first contact based on a first current associated with the voltage bus and a second current associated with the secondary bus.

2. The device of claim 1 , wherein the detector is further configured to:

generate a voltage drop generated based on a current associated with the voltage bus and a current associated with the secondary bus;

determine if the voltage drop exceeds a reference value; and

in response to determining the voltage drop exceeds the reference value, trigger a reduction of a current drawn from the power source.

3. The device of claim 1 , wherein the detector includes:

a current sense amplifier configured to generate a voltage drop generated based on a current associated with the voltage bus and a current associated with the secondary bus; and

a comparator configured to:

compare the voltage drop to a reference value, and

communicate a result of the comparing of the voltage drop to the reference value to a processor.

4. The device of claim 1 , further comprising:

a battery;

a switching charger configured to reduce a voltage to a level supported by the battery;

a bypass switch configured to bypass the switching charger; and

a processor configured to select the switching charger or the bypass switch based on a voltage associated with the power source.

5. The device of claim 1 , wherein the interface uses a universal serial bus (USB) TYPE-C standard.

6. The device of claim 1 , further comprising:

a processor configured to:

determine an amount of current to draw from the power source based on a capability signal received from the power source,

instruct one of a switching charger or a bypass switch to draw the amount of current from the power source, and

instruct one of the switching charger or the bypass switch to reduce the amount of current to draw from the power source based on a communication received from the detector.

7. The device of claim 1 , further comprising:

a processor configured to:

instruct one of a switching charger or a bypass switch to draw current from the power source, and

instruct one of the switching charger or the bypass switch to terminate the drawing of the current from the power source based on a communication received from the detector.

8. The device of claim 1 , the secondary bus includes a high impedance input to the detector.

9. The device of claim 1 , further comprising:

a processor configured to cause a coupling and decoupling of a voltage bus trace associated with the voltage bus of the power source to the secondary bus of the device.

10. A method comprising:

detecting a bus voltage on a first side of a contact of a connector interface;

detecting the bus voltage on a second side of the contact of the connector interface;

determining a voltage drop based on the bus voltage on the first side of the contact and the bus voltage on the second side of the contact; and

reducing a current drawn from a power source based on the voltage drop.

11. The method of claim 10 , further comprising:

comparing the voltage drop to a reference voltage.

12. The method of claim 10 , wherein the voltage drop corresponds to a contact resistance of the contact.

13. The method of claim 10 , wherein the connector interface uses a universal serial bus (USB) TYPE-C standard.

14. The method of claim 10 , wherein the contact is a first contact, the method further comprising:

one of coupling or decoupling the bus voltage to a second contact on the second side of the contact.

15. The method of claim 10 , further comprising:

comparing the voltage drop to a reference value, and

communicating a result of the comparing of the voltage drop to the reference value to a processor.

16. The method of claim 10 , determining if the voltage drop exceeds a reference value; and

in response to determining the voltage drop exceeds the reference value, triggering the reducing of the current drawn from the power source.

17. The method of claim 10 , determining if the voltage drop exceeds a reference value; and

in response to determining the voltage drop exceeds the reference value, terminating the current draw from the power source.

18. The method of claim 10 , further comprising:

selecting one of a switching charger or a bypass switch for use in charging a battery based on a voltage associated with the power source, wherein

the switching charger is configured to reduce a voltage to a level supported by the battery, and

the bypass switch is configured to bypass the switching charger.

19. A non-transitory computer-readable storage medium having stored thereon computer executable program code which, when executed on a computer system, causes the computer system to perform steps comprising:

detecting a bus voltage on a first side of a contact of a connector interface;

detecting the bus voltage on a second side of the contact of the connector interface;

determining a voltage drop based on the bus voltage on the first side of the contact and the bus voltage on the second side of the contact; and

reducing a current drawn from a power source based on the voltage drop.

20. The method of claim 10 , wherein the voltage drop corresponds to a contact resistance of the contact.

Assignments (2)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 046530, FRAME 0460 Recorded Jun 23, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064075/0001 →
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 058871, FRAME 0799 Recorded Jun 23, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 065653/0001 →