IP Library Granted Patent US 10,053,360
Granted Patent B1
US 10,053,360 · App. 15/685,879 · Granted Aug 21, 2018

Pseudo SOI process

Inventor: Martin Heller (Ithaca, NY)
Assignee: Kionix, Inc.
B81C1/00047B81C1/00095B81C2201/0115B81C2201/0132B81C2201/0171B81C2201/0178
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,053,360
App. No.
15/685,879
Granted
Aug 21, 2018
Kind
B1
Abstract

A method of processing a semiconductor substrate having a first conductivity type includes, in part, forming a first implant region of a second conductivity type in the semiconductor substrate where the first implant region is characterized by a first depth, forming a second implant region of the first conductivity type in the semiconductor substrate where the second implant region is characterized by a second depth smaller than the first depth, forming a porous layer within the semiconductor substrate where the porous layer is adjacent the first implant region, and growing an epitaxial layer on the semiconductor substrate thereby causing the porous layer to collapse and form a cavity.

Claims (31)

1. A method of processing a semiconductor substrate having a first conductivity type, the method comprising:

forming a first implant region of a second conductivity type in the semiconductor substrate, said first implant region characterized by a first depth;

forming a second implant region of the first conductivity type in the semiconductor substrate, said second implant region characterized by a second depth smaller than the first depth;

forming a porous layer within the semiconductor substrate, said porous layer being adjacent the first implant region; and

growing an epitaxial layer on the semiconductor substrate thereby causing the porous layer to collapse and form a cavity.

2. The method of claim 1 further comprising:

forming a third implant region of the second conductivity type in the semiconductor substrate, said third implant region characterized by a second depth greater than the first depth.

3. The method of claim 2 further comprising:

forming a plurality of trenches in the epitaxial layer positioned above the cavity; and

filling the plurality of trenches with an insulating material.

4. The method of claim 3 further comprising:

forming at least one through-silicon via (TSV) in the semiconductor substrate prior to the growing of the epitaxial layer.

5. The method of claim 2 further comprising:

forming a layer of insulating material along the sidewalls of the TSV prior to the growing of the epitaxial layer.

6. The method of claim 5 further comprising:

forming a layer of metal over the insulating material disposed on the sidewalls of the TSV prior to the growing of the epitaxial layer.

7. The method of claim 6 further comprising:

forming a plurality of isolation joints in the epitaxial layer, each isolation joint making contact with the insulating material disposed on the sidewalls of the TSV.

8. The method of claim 7 further comprising:

forming a trench in the epitaxial layer and around outside periphery of the plurality of isolation joints.

9. The method of claim 4 further comprising:

forming a layer of insulating material on the semiconductor substrate and around an opening of the TSV, the first layer of insulating material being formed prior to the growing of the epitaxial layer.

10. The method of claim 9 further comprising:

forming a layer of insulating material along the sidewalls of the TSV and prior to the growing of the epitaxial layer.

11. The method of claim 10 further comprising:

forming a layer of metal over the insulating material disposed on the sidewalls of the TSV prior to the growing of the epitaxial layer.

12. The method of claim 11 further comprising:

forming a plurality of isolation joints in the epitaxial layer, each isolation joint making contact with the insulating material disposed on the sidewalls of the TSV.

13. The method of claim 12 further comprising:

forming a trench in the epitaxial layer and around outside periphery of the plurality of isolation joints.

14. The method of claim 2 wherein said first conductivity type is p-type and said second conductivity type is n-type.

Assignments (2)
NUNC PRO TUNC ASSIGNMENT Recorded Sep 8, 2023
From: KIONIX, INC.
To: ROHM CO., LTD.
Reel/Frame 064837/0333 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 2, 2018
From: HELLER, MARTIN
To: KIONIX, INC.
Reel/Frame 044823/0047 →
Continuity (1)
Provisional Application 62544708 · Aug 11, 2017