IP Library Patent Application 15686011
Patent Application
App. No. 15/686,011

SYSTEM FOR RE-ENUMERATION OF USB 3.0 COMPATIBLE PERIPHERAL DEVICES

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
15/686,011
Abstract

Described herein is a system comprising a peripheral device that is connected to a host device over a bus compatible with USB 3.0. The host device comprises a reduced functionality USB host controller configured to perform a set of one or more preprogrammed functions from the USB 3.0 specification, and a universal asynchronous receiver and transmitter (UART) configured to sample USB response data received from the peripheral device over the bus.

Claims (12)

1 - 5 . (canceled)

6 . A communication system comprising:

a peripheral device comprising a first communication interface circuit; and

a host device comprising:

a second communication interface circuit,

a processor circuit coupled to the first communication interface circuit, and

a sampling circuit coupled to the second communication interface circuit and the processor circuit,

wherein the second communication interface circuit provides a state signal to the processor circuit in response to a connection of the first and second communication interface circuits.

7 . The communication system of claim 6 , wherein the first and second communication interface circuits are configured to communicate according to Universal Serial Bus (USB) protocols.

8 . The communication system of claim 6 , wherein the host device further comprises a non-transitory storage medium coupled to the processor circuit, the non-transitory storage medium comprising a plurality of memory locations corresponding to data received from the sampling circuit.

9 . The communication system of claim 6 , further comprising a serializer/deserializer coupled between the processing circuit and the second communication interface circuit.

10 . The communication system of claim 6 , wherein the sampling circuit is a universal asynchronous receiver/transmitter (UART).

Assignments (4)
RELEASE OF SECURITY INTEREST Recorded Mar 16, 2022
From: MUFG UNION BANK, N.A.
To: SPANSION LLC; CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 059410/0438 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST Recorded Dec 5, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: MUFG UNION BANK, N.A.
Reel/Frame 051209/0721 →
PATENT SECURITY AGREEMENT Recorded Jun 21, 2018
From: CYPRESS SEMICONDUCTOR CORPORATION
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 046402/0277 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 9, 2017
From: BAJPAI, PRADEEP KUMAR; RUNDELL, ROBERT G.
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 043817/0120 →