Apparatus, system, and method of securitization of memory modules against malicious acts
A secure memory that couples to a host memory controller via a host memory interface remains secure by permanently altering a security key when a hardware interrupt detector detects that a signal between the host memory interface hardware and the host memory controller hardware is interrupted. Such an interruption could be, for example, a blackout, a brownout, or a person decoupling any portion of the host memory interface, even pins that are normally unused by a standard memory module, such as a DRAM, MRAM, or SSD module.
1. A secure memory apparatus, comprising:
a computer-readable medium;
a processor;
a host memory interface configured to be coupled to a host memory controller;
a security key generator executed by the processor, the security key generator programmed to generate a security key to encrypt data saved to the computer-readable medium and decrypt data retrieved from the computer-readable medium;
a hardware interrupt detector executed by the processor, the hardware interrupt detector programmed to permanently alter the security key when a signal between the host memory interface hardware and the host memory controller hardware is interrupted, and storing the security key in the computer-readable medium after the security key has been permanently altered;
wherein the security key generator comprises:
a private key generator that generates a private key;
a public key generator that generates a public key;
a key merger circuit that generates the security key as a function of the private key and the public key; and
a host computer system comprising:
a storage device driver programmed to transmit a unique identifier of the host computer system to the public key generator to generate the public key.
2. The secure memory apparatus of claim 1 , wherein the memory comprises an array of parallel volatile memories.
3. The secure memory apparatus of claim 1 , wherein the memory comprises at least one of DRAM, SRAM, DDR, and MRAM.
4. The secure memory apparatus of claim 1 , wherein the memory comprises at least one of Flash, PCM, ReRAM, 3D Xpoint, SSD, and MRAM.
5. The secure memory apparatus of claim 1 , wherein the host memory interface comprises a parallel memory interface.
6. The secure memory apparatus of claim 1 , wherein the hardware interrupt detector detects an edge pin decoupling from the host memory controller.
7. The secure memory apparatus of claim 1 , wherein the edge pin is dedicated to only a hardware interrupt detector hardware circuit.
8. The secure memory apparatus of claim 1 , wherein the hardware interrupt detector detects a power pin decoupling from the host memory controller.
9. The secure memory apparatus of claim 8 , wherein the power pin comprises at least one of a VDD pin and a GND pin.
10. The secure memory apparatus of claim 1 , wherein the key merger circuit comprises an AND logical module.
11. The secure memory apparatus of claim 10 , wherein the hardware interrupt detector deactivates at least a portion of the AND logical module.
12. The secure memory apparatus of claim 1 , wherein the private key generator executed by the processor is programmed to generate the private key as a function of a serial number of the secure memory apparatus.
13. A secure memory system, comprising:
a computer-readable medium;
a host memory interface coupled to a host memory controller;
a security key generator that generates a security key to encrypt data saved to the computer-readable medium and decrypt data retrieved from the computer-readable medium;
wherein the security key generator comprises:
a private key generator that generates a private key;
a public key generator that generates a public key;
a key merger circuit that generates the security key as a function of the private key and the public key; and
a hardware interrupt detector that permanently alters the security key when a signal between the host memory interface hardware and the host memory controller hardware is interrupted, and storing the security key in the computer-readable medium after the security key has been permanently altered;
a host computer system comprising:
a storage device driver programmed to transmit a unique identifier of the host computer system to the public key generator to generate the public key.
14. The secure memory system of claim 13 , wherein the unique identifier comprises a serial number of a processor of the host computer system.
15. The secure memory system of claim 13 , wherein the unique identifier comprises a serial number of an operating system of the host computer system.
16. A method of securing a memory system, comprising:
communicating data with a host system via a host memory interface coupled with a host memory controller;
generating a private key;
transmitting a unique identifier of the host system to generate a public key;
generating the security key as a function of the private key and the public key;
wherein the security key encrypts data from the host memory controller saved to a computer-readable medium and decrypts data retrieved from the computer-readable medium to transmit to the host memory controller;
permanently altering the security key when a portion of the host memory interface is decoupled from the host memory controller; and
storing the security key in the computer-readable medium after the security key has been permanently altered.
17. The method of claim 16 , further comprising detecting when the portion of the host memory interface is decoupled from the host memory controller by tracking a closed circuit using an edge pin of the host memory interface.
18. The method of claim 16 , further comprising detecting when the portion of the host memory interface is decoupled from the host memory controller by tracking a VDD power input to the host memory interface.
19. The method of claim 16 , wherein permanently altering the security key comprises permanently altering a private key of the security key.