IP Library Granted Patent US 10,514,740
Granted Patent B2
US 10,514,740 · App. 15/763,149 · Granted Dec 24, 2019

Computer device and computer-readable storage medium

Inventor: Fumiaki Hosaka (Tokyo, JP)
Assignee: Hitachi, Ltd.
G06F1/30G06F11/1076G06F12/16H02J9/00H02J9/06H02M1/10
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,514,740
App. No.
15/763,149
Granted
Dec 24, 2019
Kind
B2
Abstract

A computer device includes a power supply unit which includes an instantaneous power failure resistance capacitor and converts an alternating current into a direct current and outputs the direct current, and a main body which includes a main storage unit having a non-volatile storage area and a processor for executing programs, wherein the power supply unit includes a power failure detection unit which detects that a supply of the alternating current has been stopped, and wherein the main body includes a logical device which, when the detection is notified from the power failure detection unit, instructs the processor within a retention time of the instantaneous power failure resistance capacitor to perform transaction processing of converting data of a buffer in the processor into reusable data and transferring the reusable data to the main storage unit.

Claims (22)

1. A computer system comprising a power supply unit which includes an instantaneous power failure resistance capacitor and converts an alternating current into a direct current and outputs the direct current, and a main body which includes a main storage unit having a non-volatile storage area and a processor for executing programs,

wherein the power supply unit includes a power failure detection unit which detects that a supply of the alternating current has been stopped,

wherein the main body includes a logical device which, when the detection is notified from the power failure detection unit, instructs the processor within a retention time of the instantaneous power failure resistance capacitor to perform transaction processing of converting data of a buffer in the processor into reusable data and transferring the reusable data to the main storage unit,

wherein the power supply unit further includes a power supply voltage converter which supplies a DC voltage to the main body,

wherein the logical device stops the power supply voltage converter after the transaction processing is completed, and

wherein, in a case where the detection is notified from the power failure detection unit and the computer device does not include the main storage unit, the logical device stops the power supply voltage converter after a lapse of a predetermined time.

2. The computer device according to claim 1 ,

wherein, when the detection is notified from the power failure detection unit, the logical device stops an I/O unit voltage converter which supplies operating power to an I/O unit that communicates with an external storage medium or an external device.

3. The computer device according to claim 1 ,

wherein, after the transaction processing is completed, the logical device stops a processor unit voltage converter which supplies operating power to the processor, and stops a main storage unit voltage converter which supplies operating power to the main storage unit.

4. The computer device according to claim 1 ,

wherein the reusable data is command data to be executed by the processor.

5. The computer device according to claim 1 ,

wherein the main storage unit is a DIMM (Dual Inline Memory Module) including a volatile memory and

a non-volatile memory or a DIMM including a non-volatile memory.

6. The computer device according to claim 1 ,

wherein the computer device is a storage apparatus or a server.

7. A non-transitory computer-readable storage medium in a computer and storing a program which instructs a processor to control the steps of:

when the stoppage of supply of the alternating current is detected by a power failure detection unit and notified to a logical device, receiving an instruction from the logical device within a retention time of an instantaneous power failure resistance capacitor to perform transaction processing of converting data of a buffer in the processor into reusable data;

performing the transaction processing and transferring the reusable data to a main storage unit having a non-volatile storage area;

instructing the logical device to stop a power supply voltage converter, which supplies a DC voltage to the main body, after the transaction processing is completed; and

in a case where the stoppage of supply of the alternating current is detected by the power failure detection unit and the computer device does not include the main storage unit, stopping the power supply voltage converter after a lapse of a predetermined time.

Assignments (2)
COMPANY SPLIT Recorded Aug 20, 2024
From: HITACHI, LTD.
To: HITACHI VANTARA, LTD.
Reel/Frame 069518/0761 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 29, 2018
From: HOSAKA, FUMIAKI
To: HITACHI, LTD.
Reel/Frame 045382/0528 →
Continuity (1)
Related Publication 20180267588A1 · Sep 20, 2018