IP Library Granted Patent US 10,153,248
Granted Patent B2
US 10,153,248 · App. 15/797,712 · Granted Dec 11, 2018

Semiconductor device and method of forming insulating layers around semiconductor die

Inventors: Satyamoorthi Chinnusamy (San Jose, CA); Kevin Simpson (Colorado Springs, CO); Mark C. Costello (Fillmore, CA)
Assignee: Semtech Corporation
H01L24/94H01L21/561H01L21/565H01L21/78H01L23/3107H01L23/3114H01L24/03H01L24/06H01L21/568H01L2224/0331H01L2224/04105H01L2224/05561H01L2224/94
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,153,248
App. No.
15/797,712
Granted
Dec 11, 2018
Kind
B2
Abstract

A semiconductor device has a semiconductor wafer including a plurality of semiconductor die and a plurality of contact pads formed over a first surface of the semiconductor wafer. A trench is formed partially through the first surface of the semiconductor wafer. An insulating material is disposed over the first surface of the semiconductor wafer and into the trench. A conductive layer is formed over the contact pads. The conductive layer can be printed to extend over the insulating material in the trench between adjacent contact pads. A portion of the semiconductor wafer opposite the first surface of the semiconductor wafer is removed to the insulating material in the trench. An insulating layer is formed over a second surface of the semiconductor wafer and side surfaces of the semiconductor wafer. The semiconductor wafer is singulated through the insulating material in the first trench to separate the semiconductor die.

Claims (60)

1. A method of making a semiconductor device, comprising:

providing a semiconductor wafer including a plurality of contact pads formed over a first surface of the semiconductor wafer;

forming a first trench into the first surface of the semiconductor wafer;

disposing an insulating material over the first surface of the semiconductor wafer and into the first trench, wherein the contact pads are exposed from the insulating material and the insulating material includes a planar section extending across the first trench from a first contact pad of the plurality of contact pads to a second contact pad of the plurality of contact pads;

forming a conductive layer extending on the planar section of the insulating material from the first contact pad to the second contact pad;

backgrinding a second surface of the semiconductor wafer to expose the insulating material in the first trench;

forming an insulating layer over the second surface of the semiconductor wafer; and

singulating the semiconductor wafer through the first trench to separate the semiconductor wafer into a plurality of semiconductor die.

2. The method of claim 1 , wherein the insulating material and insulating layer enclose the semiconductor die.

3. The method of claim 1 , further including forming the conductive layer by a printing process.

4. The method of claim 1 , further including:

forming a second trench in the insulating material in the first trench;

forming the conductive layer into the second trench; and

singulating the semiconductor wafer through the conductive layer in the second trench and the insulating material.

5. The method of claim 1 , further including:

disposing the insulating material over the first surface of the semiconductor wafer and into the first trench by a first molding process; and

forming the insulating layer over the second surface of the semiconductor wafer by a second molding process.

6. The method of claim 1 , further including singulating the semiconductor wafer through the insulating material in the first trench after backgrinding the semiconductor wafer.

7. A method of making a semiconductor device, comprising:

providing a semiconductor wafer including a plurality of semiconductor die and a plurality of contact pads formed over a first surface of the semiconductor wafer, wherein the contact pads each include a flat upper surface and a nickel plating formed over the flat upper surface;

forming a first trench into the first surface of the semiconductor wafer;

disposing an insulating material over the first surface of the semiconductor wafer and into the first trench, wherein the flat upper surfaces of the contact pads are exposed from the insulating material and the insulating material includes a planar section extending across the first trench from a first contact pad of the plurality of contact pads to a second contact pad of the plurality of contact pads;

forming a conductive layer extending on the planar section of the insulating material from the first contact pad to the second contact pad over the first trench; and

forming an insulating layer over a second surface of the semiconductor wafer.

8. The method of claim 7 , further including:

removing a portion of the semiconductor wafer opposite the first surface of the semiconductor wafer to the insulating material in the first trench; and

singulating the semiconductor wafer through the insulating material in the first trench to separate the semiconductor die.

9. The method of claim 8 , wherein the insulating material and insulating layer enclose the semiconductor die.

10. The method of claim 7 , further including singulating the semiconductor wafer through the conductive layer.

11. The method of claim 10 , further including forming the conductive layer by a printing process.

12. The method of claim 7 , further including:

forming a second trench in the insulating material in the first trench;

forming the conductive layer into the second trench; and

singulating the semiconductor wafer through the conductive layer in the second trench and the insulating material to separate the semiconductor die.

13. The method of claim 7 , further including forming the insulating layer with a molding process.

14. A method of making a semiconductor device, comprising:

providing a semiconductor wafer including a contact pad with a flat upper surface formed on the semiconductor wafer;

forming a first trench into a first surface of the semiconductor wafer;

disposing an insulating material over the first surface of the semiconductor wafer and into the first trench, wherein the insulating material covers the flat upper surface of the contact pad;

planarizing the insulating material to expose the flat upper surface of the contact pad, wherein the insulating material includes a planar section extending across the first trench from the contact pad to a second contact pad after planarizing;

forming a conductive layer extending on the planar section of the insulating material from the contact pad to the second contact pad; and

forming an insulating layer over a second surface of the semiconductor wafer.

15. The method of claim 14 , further including forming the conductive layer by a printing process.

16. The method of claim 14 , further including:

forming a second trench in the insulating material in the first trench;

forming the conductive layer into the second trench; and

singulating the semiconductor wafer through the conductive layer in the second trench and the insulating material.

17. The method of claim 14 , further including:

removing a portion of the semiconductor wafer opposite the first surface of the semiconductor wafer to the insulating material in the first trench; and

singulating the semiconductor wafer through the insulating material in the first trench.

18. The method of claim 14 , further including forming the insulating layer with a molding process.

19. A semiconductor device, comprising:

a semiconductor wafer including a first trench formed into a first surface of the semiconductor wafer between a first contact pad and a second contact pad of the semiconductor wafer;

an insulating material disposed over the first surface of the semiconductor wafer and into the first trench, wherein the insulating material includes a planar section extending across the first trench from the first contact pad to the second contact pad;

a conductive layer extending on the planar section of the insulating material from the first contact pad to the second contact pad; and

an insulating layer formed over a second surface of the semiconductor wafer and contacting the insulating material.

20. The semiconductor device of claim 19 , wherein the insulating material or insulating layer includes an encapsulant.

21. The semiconductor device of claim 19 , wherein the first contact pad and second contact pad include a nickel plating coplanar with the planar section of the insulating material.

22. The semiconductor device of claim 19 , wherein the conductive layer includes a flat surface that extends for an entire footprint of the conductive layer.

23. The semiconductor device of claim 22 , wherein the flat surface is oriented toward the semiconductor wafer.

Assignments (3)
ASSIGNMENT OF PATENT SECURITY INTEREST PREVIOUSLY RECORDED AT REEL/FRAME (045977/0312) Recorded Feb 17, 2023
From: HSBC BANK USA, NATIONAL ASSOCIATION, AS RESIGNING AGENT
To: JPMORGAN CHASE BANK, N.A., AS SUCCESSOR AGENT
Reel/Frame 062783/0900 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 6, 2020
From: CHINNUSAMY, SATYAMOORTHI; SIMPSON, KEVIN; COSTELLO, MARK C.
To: SEMTECH CORPORATION
Reel/Frame 054299/0810 →
SECURITY INTEREST Recorded Jun 4, 2018
From: SEMTECH CORPORATION; SEMTECH NEW YORK CORPORATION; SIERRA MONOLITHICS, INC.; SEMTECH EV, INC.; TRIUNE SYSTEMS, L.L.C.; TRIUNE IP, LLC
To: HSBC BANK USA, NATIONAL ASSOCIATION, AS ADMINISTRATIVE AGENT
Reel/Frame 045977/0312 →
Continuity (2)
Continuation 15055264 · Feb 26, 2016
Related Publication 20180068976A1 · Mar 8, 2018
Cited By (2)
US 12,288,737 US 12,433,081