IP Library Granted Patent US 10,201,074
Granted Patent B2
US 10,201,074 · App. 15/807,444 · Granted Feb 5, 2019

Backplane footprint for high speed, high density electrical connectors

Inventors: Marc Robert Charbonneau (Bedford, NH); Jose Ricardo Paniagua (Newmarket, NH)
Assignee: Amphenol Corporation
H05K1/0225H05K1/0219H05K1/0251H05K1/115H05K3/429H05K2201/0723H05K2201/096H05K2201/09727H05K2201/09845
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,201,074
App. No.
15/807,444
Granted
Feb 5, 2019
Kind
B2
Abstract

A printed circuit board includes a plurality of layers including conductive layers separated by dielectric layers, the conductive layers including a signal layer; and via patterns formed in the plurality of layers, each of the via patterns comprising first and second signal vias extending from a first surface of the printed circuit board to the signal layer, the signal layer including first and second signal traces connected to the first and second signal vias, respectively, the signal layer further including a ground conductor located between the signal traces and adjacent signal-carrying elements.

Claims (8)

1. A printed circuit board comprising:

a plurality of layers including conductive layers separated by dielectric layers, the conductive layers including a signal layer; and

via patterns formed in the plurality of layers, each of the via patterns comprising first and second signal vias extending from a first surface of the printed circuit board to the signal layer, the signal layer including first and second signal traces connected to the first and second signal vias, respectively, the signal layer further including a ground conductor located between the signal traces and adjacent signal-carrying elements, wherein the first and second signal traces, the ground conductor and the adjacent signal-carrying elements are located in the signal layer.

2. The printed circuit board as defined in claim 1 , wherein the ground conductor comprises a conductive area on the signal layer, the conductive area being connected to ground.

3. The printed circuit board as defined in claim 1 , wherein the ground conductor comprises a plurality of conductive areas on the signal layer, each of the conductive areas being connected to ground.

4. The printed circuit board as defined in claim 1 , wherein the ground conductor comprises a conductive strip located between the signal traces and the adjacent signal-carrying elements.

5. The printed circuit board as defined in claim 1 , wherein the via patterns form a connector footprint for mounting of a connector and wherein the ground conductor is located within the connector footprint.

6. The printed circuit board as defined in claim 1 , wherein the ground conductor is located between the signal traces and one of the via patterns and is connected to ground.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 28, 2018
From: CHARBONNEAU, MARC ROBERT; PANIAGUA, JOSE RICARDO
To: AMPHENOL CORPORATION
Reel/Frame 045062/0457 →
Continuity (3)
Continuation In Part 15452096 · Mar 7, 2017
Provisional Application 62305049 · Mar 8, 2016
Related Publication 20180070439A1 · Mar 8, 2018
Cited By (5)
US 1,067,191 US 1,068,685 US 12,207,395 US 12,309,915 US 12,444,863