IP Library Granted Patent US 10,482,837
Granted Patent B2
US 10,482,837 · App. 15/829,108 · Granted Nov 19, 2019

Liquid crystal display and method of driving liquid crystal display

Inventors: Shinji Kawabuchi (Tokyo, JP); Manabu Tanahara (Tokyo, JP)
Assignee: Mitsubishi Electric Corporation
G09G3/3677G02F1/1368G02F1/136286G09G3/3648G02F2001/136254G09G2300/043G09G2300/0408G09G2310/0245G09G2310/0264G09G2310/0278G09G2320/0257G09G2330/021G09G2330/027
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,482,837
App. No.
15/829,108
Granted
Nov 19, 2019
Kind
B2
Abstract

A liquid crystal display includes scanning lines and signal lines arranged in a matrix pattern on a TFT substrate, a pixel being formed at a crossing portion of each scanning line and each signal line, and including a TFT that is connected to each scanning line and each signal line, first nonlinear resistance elements formed respectively in the scanning lines, each of which being connected to one scanning line at one end thereof and to a short ring power-supply line for a scanning line at another end thereof, and second nonlinear resistance elements formed respectively in the signal lines, each of which being connected to one signal line at one end thereof and to a short ring power-supply line for a signal line at another end thereof. A voltage is applied to the first and second nonlinear resistance elements independently of each scanning line and each signal line.

Claims (26)

1. A liquid crystal display, comprising:

a plurality of scanning lines and a plurality of signal lines arranged in a matrix pattern on a substrate;

a pixel being formed at a crossing portion of each of the plurality of scanning lines and each of the plurality of signal lines, and comprising a thin film transistor that is connected to each of the plurality of scanning lines and each of the plurality of signal lines;

a plurality of first nonlinear resistance elements formed respectively in the plurality of scanning lines, each of the plurality of first nonlinear resistance elements being connected to one of the plurality of scanning lines at one end thereof and being connected to a first short ring line at another end thereof; and

a plurality of second nonlinear resistance elements formed respectively in the plurality of signal lines, each of the plurality of second nonlinear resistance elements being connected to one of the plurality of signal lines at one end thereof and being connected to a second short ring line at another end thereof, wherein

a voltage is applied to the plurality of first nonlinear resistance elements and the plurality of second nonlinear resistance elements independently of each of the plurality of scanning lines and each of the plurality of signal lines; and

the first short ring line and the second short ring line are electrically isolated from one another to permit application of respective voltages different from one another through the plurality of first nonlinear resistance elements and the plurality of second nonlinear resistance elements.

2. The liquid crystal display according to claim 1 , wherein the plurality of first nonlinear resistance elements and the plurality of second nonlinear resistance elements each comprise a plurality of thin film transistors.

3. The liquid crystal display according to claim 1 , further comprising a scanning-line driving circuit for applying a voltage to each of the plurality of scanning lines, wherein

the scanning-line driving circuit is provided separately from the substrate.

4. The liquid crystal display according to claim 1 , further comprising a scanning-line driving circuit for applying a voltage to each of the plurality of scanning lines, wherein

the scanning-line driving circuit is provided on the substrate.

5. The liquid crystal display according to claim 1 , further comprising a signal-line driving circuit for applying a voltage to each of the plurality of signal lines, wherein

the signal-line driving circuit is provided separately from the substrate.

6. The liquid crystal display according to claim 1 , further comprising a signal-line driving circuit for applying a voltage to each of the plurality of signal lines, wherein

the signal-line driving circuit is provided on the substrate.

7. The liquid crystal display according to claim 1 , wherein an active layer of the thin film transistor comprises silicon as a main component thereof.

8. The liquid crystal display according to claim 1 , wherein an active layer of the thin film transistor comprises an oxide semiconductor.

9. A method of driving a liquid crystal display comprising the liquid crystal display of claim 1 , the method comprising the steps of:

(a) suspending application of a voltage to each of the plurality of scanning lines;

(b) applying, after the step (a), a predetermined voltage to each of the plurality of scanning lines via the first short ring line and each of the plurality of first nonlinear resistance elements;

(c) applying, after the step (a), a ground voltage to each of the plurality of signal lines via the second short ring line and each of the plurality of second nonlinear resistance elements;

(d) applying, after the step (a), a ground voltage to a common electrode that forms the pixel; and

(e) suspending, after the step (b), the step (c), and the step (d), the application of the voltage to each of the plurality of scanning lines, each of the plurality of signal lines, and the common electrode in the step (b), the step (c), and the step (d).

10. The method of driving a liquid crystal display according to claim 9 , wherein the predetermined voltage comprises a voltage to turn the plurality of scanning lines into an on state and to turn the thin film transistor that is connected to the plurality of scanning lines into an on state.

11. The liquid crystal display according to claim 1 , wherein a ground voltage is applied to the second short ring line.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 15, 2021
From: MITSUBISHI ELECTRIC CORPORATION
To: TRIVALE TECHNOLOGIES
Reel/Frame 057651/0234 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 1, 2017
From: KAWABUCHI, SHINJI; TANAHARA, MANABU
To: MITSUBISHI ELECTRIC CORPORATION
Reel/Frame 044275/0183 →
Priority Claims (1)
JP 2016-235582 · Dec 5, 2016 · national
Continuity (1)
Related Publication 20180158427A1 · Jun 7, 2018