IP Library Granted Patent US 10,311,929
Granted Patent B2
US 10,311,929 · App. 15/835,988 · Granted Jun 4, 2019

Resistance change memory

Inventors: Hisanori Aikawa (Seoul, KR); Tatsuya Kishi (Seongnam-si, KR); Keisuke Nakatsuka (Seoul, KR); Satoshi Inaba (Seongnam-si, KR); Masaru Toko (Seoul, KR); Keiji Hosotani (Seoul, KR); Jae Yun Yi (Incheon-si, KR); Hong Ju Suh (Suwon-si, KR); Se Dong Kim (Yeoju-si, KR)
Assignees: TOSHIBA MEMORY CORPORATION; SK HYNIX INC.
G11C11/1673G11C5/063G11C8/08G11C8/12G11C11/161G11C11/1653G11C11/1655G11C11/1657G11C13/0023G11C13/0026G11C13/0028H01L27/228H01L27/2436H01L27/2463H01L43/08H01L45/06H01L45/1233H01L45/16H01L45/1675G11C2213/79G11C2213/82
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,311,929
App. No.
15/835,988
Granted
Jun 4, 2019
Kind
B2
Abstract

According to an embodiment, a resistance change memory includes a semiconductor substrate, a transistor having a control terminal, a first terminal and a second terminal, the transistor provided on the semiconductor substrate, an insulating layer covering the transistor, a first conductive line connected to the first terminal and provided on the insulating layer, a second conductive line provided on the insulating layer, and a resistance change element connected between the second terminal and the second conductive line. The first conductive line has a width greater than a width of the second conductive line in a direction in which the first and second conductive lines are arranged.

Claims (23)

1. A resistance change memory comprising:

a semiconductor substrate;

a transistor having a control terminal, a first terminal and a second terminal, the transistor provided on the semiconductor substrate;

an insulating layer covering the transistor;

a first conductive line connected to the first terminal and provided on the insulating layer;

a second conductive line provided on the insulating layer; and

a resistance change element connected between the second terminal and the second conductive line,

wherein the first conductive line has a width greater than a width of the second conductive line in a direction in which the first and second conductive lines are arranged.

2. The memory of claim 1 , further comprising:

a sense amplifier connected to the second conductive line.

3. The memory of claim 2 , further comprising:

a driver connecting the first conductive line to a ground terminal in a read operation using the sense amplifier.

4. The memory of claim 3 , further comprising:

a third conductive line above the first conductive line; and

a switch element having a first end and a second end, the first end connected to the first conductive line,

wherein the driver is connected between the second end of the switch element and the third conductive line.

5. The memory of claim 3 , further comprising:

a fourth conductive line above the second conductive line; and

a switch element connected between the second and fourth conductive lines.

6. The memory of claim 1 , wherein

the control terminal is provided in the semiconductor substrate.

7. The memory of claim 1 , wherein

the resistance change element comprises a first magnetic layer having invariable magnetization, a second magnetic layer having variable magnetization, and a nonmagnetic layer provided therebetween.

Assignments (4)
CHANGE OF NAME Recorded Feb 15, 2022
From: TOSHIBA MEMORY CORPORATION
To: KIOXIA CORPORATION
Reel/Frame 059110/0850 →
CHANGE OF NAME Recorded Jan 20, 2022
From: K.K. PANGEA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 058711/0088 →
MERGER AND CHANGE OF NAME Recorded Jan 20, 2022
From: TOSHIBA MEMORY CORPORATION; K.K. PANGEA
To: K.K. PANGEA
Reel/Frame 058786/0085 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 8, 2017
From: AIKAWA, HISANORI; KISHI, TATSUYA; NAKATSUKA, KEISUKE; INABA, SATOSHI; TOKO, MASARU; HOSOTANI, KEIJI; YI, JAE YUN; SUH, HONG JU; KIM, SE DONG
To: TOSHIBA MEMORY CORPORATION; SK HYNIX INC.
Reel/Frame 044339/0845 →
Continuity (3)
Continuation PCTIB2016051435 · Mar 14, 2016
Provisional Application 62173779 · Jun 10, 2015
Related Publication 20180102156A1 · Apr 12, 2018
Cited By (1)
US 12,277,256