Semiconductor structure and manufacturing method thereof
The present disclosure provides a semiconductor package device, which includes an interposer die. The interposer die includes a semiconductor substrate and a plurality of through-silicon-vias (TSVs) extending through the semiconductor substrate. The semiconductor package device also includes a semiconductor die spaced apart from the interposer die, a first redistribution layer disposed on a first side of the interposer die and electrically coupling the interposer die with the semiconductor die, and a second redistribution layer on a second side of the interposer die opposite the first side.
1. A semiconductor package device, comprising:
a first redistribution layer;
interposer dies disposed over the first redistribution layer, the interposer dies being spaced apart from one another and each of the interposer dies comprising:
a substrate;
a plurality of through silicon vias (TSVs) laterally surrounded by the substrate; and
a redistribution layer electrically coupled to the TSVs;
a first semiconductor die disposed over and electrically coupled to the interposer dies; and
a molding material encapsulating the interposer dies and the first semiconductor die,
wherein each of the plurality of TSVs comprises a sidewall tapering from a first end near the first semiconductor die to a second end near the first redistribution layer.
2. The semiconductor package device of claim 1 , wherein each of the TSVs is electrically coupled to the first redistribution layer through a corresponding conductive via, the conductive via being laterally surrounded by the molding material.
3. The semiconductor package device of claim 2 , wherein the TSV and the corresponding conductive via are disposed on opposite sides of the redistribution layer of the respective interposer die.
4. The semiconductor package device of claim 3 , further comprising a dielectric layer surrounding the conductive via, the dielectric layer being laterally surrounded by the molding material.
5. The semiconductor package device of claim 4 , wherein the molding material is formed of a dielectric material.
6. The semiconductor package device of claim 1 , further comprising a second redistribution layer on a side of the interposer dies opposite to the first redistribution layer, the second redistribution layer extending over a portion of the molding material between the interposer dies.
7. The semiconductor package device of claim 6 , further comprising external connectors, wherein each of the plurality of TSVs is electrically coupled to the second redistribution layer through a corresponding one of the external connectors.
8. The semiconductor package device of claim 1 , further comprising a liner between the plurality of TSVs and the substrate.
9. A semiconductor package device, comprising:
a first interposer die, comprising:
a semiconductor substrate; and
a plurality of through-silicon-vias (TSVs) extending through the semiconductor substrate;
a semiconductor die over the first interposer die;
a first redistribution layer between the first interposer die and the semiconductor die and electrically coupling the first interposer die with the semiconductor die; and
a second redistribution layer on a side of the first interposer die opposite to the first redistribution layer,
wherein each of the plurality of TSVs comprises a sidewall tapering from a first end near the second redistribution layer to a second end near the first redistribution layer.
10. The semiconductor package device of claim 9 , further comprising a molding material encapsulating the first interposer die and the first redistribution layer.
11. The semiconductor package device of claim 9 , further comprising a second interposer die spaced apart from the first interposer die, the second interposer die comprising:
a semiconductor substrate; and
a plurality of through-silicon-vias (TSVs) extending through the semiconductor substrate of the second interposer die.
12. The semiconductor package device of claim 9 , further comprising a molded underfill material disposed between the first redistribution layer and the first interposer die, the molded underfill material comprising a sidewall meeting a sidewall of the first interposer die.
13. The semiconductor package device of claim 12 , further comprising a first external connector between the first redistribution layer and the first interposer die, wherein the molded underfill material encapsulates the first external connector and is encapsulated by a dielectric material.
14. The semiconductor package device of claim 12 , wherein the sidewall of the molded underfill material tapers from a first end near the first redistribution layer to a second end near the first interposer die.
15. The semiconductor package device of claim 12 , further comprising conductive vias electrically coupled to the plurality of TSVs, the molded underfill material being formed in portions between the conductive vias.
16. The semiconductor package device of claim 9 , further comprising a second external connector between the first interposer die and the second redistribution layer.
17. The semiconductor package device of claim 9 , further comprising a conductive pillar physically coupling to the first redistribution layer and the second redistribution layer, the conductive pillar comprising a height greater than a height of the first interposer die.
18. The semiconductor package device of claim 9 , wherein the first interposer die further comprises a redistribution layer electrically coupling the plurality of TSVs with the second redistribution layer.
19. A semiconductor package device, comprising:
a plurality of external connectors;
an interposer die over the plurality of external connectors, the interposer die comprising a substrate, a first redistribution layer over the substrate, and through-silicon-vias (TSVs) electrically coupled to the first redistribution layer;
a conductive pillar electrically coupled to the plurality of external connectors and spaced apart from the interposer die;
a molding material laterally surrounding the interposer die and the conductive pillar, the conductive pillar comprising a first height substantially equal to a second height of the molding material;
a semiconductor die disposed over the interposer die and the conductive pillar; and
a second redistribution layer electrically coupling the interposer die and the conductive pillar to the semiconductor die,
wherein each of the TSVs comprises a sidewall tapering from a first end near the first redistribution layer to a second end near the external connectors.
20. The semiconductor package device of claim 19 , wherein the substrate of the interposer die comprises a bulk semiconductor material overlapping an entirety of the first redistribution layer and electrically insulates the first redistribution layer from the plurality of external connectors.