IP Library Granted Patent US 10,475,863
Granted Patent B2
US 10,475,863 · App. 15/859,917 · Granted Nov 12, 2019

Display device with integrated photodiode array

Inventor: Hajime Akimoto (Minato-ku, JP)
Assignee: Japan Display Inc.
H01L27/3234G06K9/00255G06K9/00288H01L27/3262H01L51/0097H01L51/5218H01L27/1214H01L2251/5315H01L2251/5338
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,475,863
App. No.
15/859,917
Granted
Nov 12, 2019
Kind
B2
Abstract

A sheet display includes a display region including a plurality of pixels arranged in a matrix and photodiodes arranged on regions not overlapped with the plurality of pixels in the matrix; and a laminated structure including at least a metal layer and provided on the photodiode, in which in at least two layers including the metal layer in the laminated structure, slits or holes are provided such that external light is incident on the photodiode, and a slit or a hole formed on one of the at least two layers and a slit or a hole formed on another of the at least two layers are provided by being overlapped with each other.

Claims (25)

1. A display device comprising:

a display region including a plurality of pixels arranged in a matrix and photodiodes arranged on regions not overlapped with the plurality of pixels in the matrix; and

a laminated structure including at least a metal layer and provided on the photodiode, wherein

each of the plurality of pixels includes a transistor including a first semiconductor layer,

each of the photodiodes includes a second semiconductor layer,

in at least two layers including the metal layer in the laminated structure, slits or holes are provided such that external light is incident on the photodiode,

a slit or a hole formed on one of the at least two layers and a slit or a hole formed on another of the at least two layers are provided by being overlapped with each other;

both of the at least two layers are over the first semiconductor layer and the second semiconductor layer, and

the slit or the hole formed on the one of the at least two layers and the slit or the hole formed on the another of the at least two layers overlap with the second semiconductor layer.

2. The display device according to claim 1 ,

wherein the at least two layers are layers provided by being separated from each other.

3. The display device according to claim 1 ,

wherein the laminated structure includes a light emitting element layer including a lower electrode, a light emitting layer provided on the lower electrode, and an upper electrode provided on the light emitting layer, and a reflective metal layer provided under the lower electrode, and

the slit or the hole formed on the one of the at least two layers is formed in the reflective metal layer.

4. The display device according to claim 3 , wherein

the transistor includes a source electrode and a chain electrode, and

the another of the at least two layers is the same layer as the source electrode and the drain electrode.

5. The display device according to claim 1 ,

wherein the metal layer includes a first electrode or a second electrode of the photodiode, and

the slit or the hole formed on the one of the at least two layers is formed adjacent to the first electrode or the second electrode.

6. The display device according to claim 1 , further comprising:

a plurality of piezoelectric elements arranged in the vicinity of the display region, and

a curving amount detection circuit for detecting a curving amount of the display region based on a load applied to the piezoelectric elements on a curving axis when the display region is curved.

7. The display device according to claim 1 , wherein

each of the first semiconductor layer and the second semiconductor layer is in the same layer.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 22, 2025
From: JAPAN DISPLAY INC.
To: MAGNOLIA WHITE CORPORATION
Reel/Frame 072130/0313 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 2, 2018
From: AKIMOTO, HAJIME
To: JAPAN DISPLAY INC.
Reel/Frame 044970/0360 →
Priority Claims (1)
JP 2017-005747 · Jan 17, 2017 · national
Continuity (1)
Related Publication 20180204890A1 · Jul 19, 2018