IP Library Granted Patent US 10,498,137
Granted Patent B2
US 10,498,137 · App. 15/864,261 · Granted Dec 3, 2019

Protecting circuit and integrated circuit

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,498,137
App. No.
15/864,261
Granted
Dec 3, 2019
Kind
B2
Abstract

A protecting circuit includes a discharge switch, a trigger circuit, and a shunt circuit. The discharge switch is connected between a first terminal and a second terminal. The trigger circuit is connected to the discharge switch and comprises load devices, connected in series between the first terminal and the second terminal, and a first node between a first one and a second one of the load devices. The shunt circuit is connected to the trigger circuit at the first node, where the shunt circuit comprises a shunt switch and a shunt pathway that is connected between the first node and the shunt switch.

Claims (41)

1. A protecting circuit comprising:

a discharge switch connected between a first terminal and a second terminal;

a trigger circuit connected to the discharge switch, the trigger circuit comprising:

load devices configured to be connected in series between the first terminal and the second terminal; and

a first node between a first one and a second one of the load devices; and

a shunt circuit connected between the first terminal and the second terminal, wherein the shunt circuit is connected to the trigger circuit at the first node, wherein the shunt circuit comprises a shunt switch and a shunt pathway that is connected between the first node and the shunt switch, and wherein the shunt switch comprises a p-channel MOSFET transistor having a source that is directly connected to the first terminal.

2. The protecting circuit of claim 1 , wherein the discharge switch comprises an n-channel MOSFET transistor having a drain that is connected to the first terminal and a source that is connected to the second terminal.

3. The protecting circuit of claim 1 , wherein the trigger circuit is configured to turn on the discharge switch when a voltage between the first terminal and the second terminal is higher than a predetermined voltage value.

4. The protecting circuit of claim 3 , wherein the trigger circuit is configured to turn off the discharge switch when the voltage between the first terminal and the second terminal is lower than or equal to the predetermined voltage value.

5. The protecting circuit of claim 1 , wherein each of the load devices is a diode or a transistor configured to consume power.

6. The protecting circuit of claim 1 , wherein the p-channel MOSFET transistor of the shunt switch has a drain that is connected to the first node.

7. The protecting circuit of claim 1 , wherein the trigger circuit further comprises:

a resistor having one end connected in series to the load devices and another end connected to the second terminal; and

a second node between the resistor and at least one of the load devices, the second node connected to a gate of the discharge switch.

8. The protecting circuit of claim 7 , wherein the shunt circuit further comprises:

a discharge detection switch having a source that is connected to the second terminal and a drain that is connected to a gate of the shunt switch at a third node; and

a resistor having one end that is connected to the first terminal and another end that is connected to the third node.

9. The protecting circuit of claim 1 , wherein the shunt circuit is configured to electrically connect the shunt pathway when a voltage between the first terminal and the second terminal is higher than a predetermined voltage value.

10. The protecting circuit of claim 1 , wherein the shunt circuit is configured to electrically connect the shunt pathway when a current between the first terminal and the second terminal is higher than a predetermined current value.

11. A semiconductor integrated circuit (IC) comprising:

a first terminal and a second terminal;

a protected circuit connected to the first terminal and to the second terminal; and

a protecting circuit connected between the first terminal and the second terminal, the protecting circuit comprising:

a discharge switch connected between the first terminal and the second terminal;

a trigger circuit connected to the discharge switch, the trigger circuit comprising:

load devices connected in series between the first terminal and the second terminal; and

a first node between a first one and a second one of the load devices; and

a shunt circuit connected between the first terminal and the second terminal, wherein the shunt circuit is connected to the trigger circuit at the first node, wherein the shunt circuit comprises a shunt switch and a shunt pathway that is connected between the first node and the shunt switch, and wherein the shunt switch comprises a p-channel MOSFET transistor having a source that is directly connected to the first terminal and a drain that is connected to the first node.

12. The semiconductor IC of claim 11 , wherein the trigger circuit is configured to turn on the discharge switch when a voltage between the first terminal and the second terminal is higher than a predetermined voltage value.

13. The semiconductor IC of claim 12 , wherein the trigger circuit is configured to turn off the discharge switch when the voltage between the first terminal and the second terminal is lower than or equal to the predetermined voltage value.

14. The semiconductor IC of claim 11 , wherein each of the load devices is a diode or a transistor configured to consume power.

15. The semiconductor IC of claim 11 , wherein the trigger circuit further comprises:

a resistor having one end connected in series to the load devices and another end connected to the second terminal; and

a second node between the resistor and at least one of the load devices, the second node connected to a gate of the discharge switch.

16. The semiconductor IC of claim 15 , wherein the shunt circuit further comprises:

a discharge detection switch having a source that is connected to the second terminal and a drain that is connected to a gate of the shunt switch at a third node; and

a resistor having one end that is connected to the first terminal and another end that is connected to the third node.

17. The semiconductor IC of claim 11 , wherein the protected circuit comprises a plurality of semiconductor devices.

18. The semiconductor IC of claim 11 , wherein the protected circuit is configured to receive a power supply voltage via the first terminal and the second terminal.

19. The semiconductor IC of claim 18 , wherein the protected circuit is configured to operate at a voltage that is lower than or equal to the power supply voltage.

20. The semiconductor IC of claim 18 , wherein the protecting circuit is configured to protect the protected circuit against an operating voltage that is higher than the power supply voltage.

Assignments (4)
RELEASE OF SECURITY INTEREST Recorded Mar 16, 2022
From: MUFG UNION BANK, N.A.
To: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
Reel/Frame 059410/0438 →
SECURITY INTEREST Recorded Jul 31, 2019
From: CYPRESS SEMICONDUCTOR CORPORATION
To: MUFG UNION BANK, N.A.
Reel/Frame 049917/0093 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 29, 2018
From: SPANSION LLC
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 045947/0437 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 26, 2018
From: NAMIZAKI, TAKASHI
To: SPANSION LLC
Reel/Frame 045350/0537 →