IP Library Granted Patent US 10,692,452
Granted Patent B2
US 10,692,452 · App. 15/866,880 · Granted Jun 23, 2020

Display device

Inventors: Hidetomo Kobayashi (Kanagawa, JP); Kei Takahashi (Kanagawa, JP); Shunpei Yamazaki (Tokyo, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
G09G3/3648G02B27/01G02F1/1343G02F1/136286G06F1/1652G09G3/3233H01L27/124H01L27/1225H01L29/78648H04M1/0268G02F1/1303G02F1/13452G02F1/13458G02F1/133602G02F2001/13606G02F2001/133391G02F2201/52G09G2300/0426G09G2300/0452G09G2310/0264G09G2320/0223
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,692,452
App. No.
15/866,880
Granted
Jun 23, 2020
Kind
B2
Abstract

A display device with favorable display quality is provided. A display portion where a plurality of pixels is arranged in a matrix is divided into Region A and Region B, i.e., regions on the upstream side and the downstream side of a scanning direction. A signal line for supplying an image signal is provided in each of Region A and Region B. Region A and Region B adjoin each other such that a boundary line showing the boundary between the regions is bent. Bending the boundary line suppresses formation of a stripe in a boundary portion. For example, in a given column, the total number of pixels electrically connected to a signal line in Region A is made different from the total number of pixels electrically connected to a signal line in Region B.

Claims (60)

1. A display device comprising:

a plurality of pixels arranged in a matrix of m rows and n columns, each of m and n being an integer greater than or equal to 1;

n first signal lines;

n second signal lines; and

m scan lines,

wherein one of the plurality of pixels comprises a display element and a transistor,

wherein the n first signal lines and the n second signal lines extend in a scanning direction,

wherein the n first signal lines are on an upstream side of the scanning direction,

wherein the n second signal lines are on a downstream side of the scanning direction and are separated from the n first signal lines, and

wherein a total number of pixels electrically connected to a j-th first signal line in a j-th column is different from a total number of pixels electrically connected to a j-th second signal line in the j-th column and from a total number of pixels electrically connected to a (i+1)-th first signal line in a (i+1)-th column, j being an integer greater than or equal to 1 and less than or equal to n.

2. The display device according to claim 1 , wherein a semiconductor layer of the transistor comprises a metal oxide.

3. The display device according to claim 1 , wherein the display element is a liquid crystal element or a light-emitting element.

4. The display device according to claim 1 , wherein the plurality of pixels is in a display portion having a diagonal size of 60 inches or more.

5. The display device according to claim 1 , wherein the display device has a resolution of 8K or more.

6. A display device comprising:

p pixels arranged in a matrix of m rows and n columns, p being an integer greater than or equal to 4, m being an integer greater than or equal to 2, and n being an integer greater than or equal to 2;

n first signal lines;

n second signal lines; and

m scan lines,

wherein one of the p pixels comprises a display element and a transistor,

wherein the n first signal lines and the n second signal lines extend in a scanning direction,

wherein the n first signal lines are on an upstream side of the scanning direction,

wherein the n second signal lines are on a downstream side of the scanning direction and are separated from the n first signal lines,

wherein the p pixels comprise a plurality of first pixels in a k-th column electrically connected to a k-th first signal line, a plurality of second pixels in the k-th column electrically connected to a k-th second signal line, a plurality of third pixels in a (k+1)-th column electrically connected to a (k+1)-th first signal line, and a plurality of fourth pixels in the (k+1)-th column electrically connected to a (k+1)-th second signal line, k being an integer greater than or equal to 1 and less than n,

wherein a length of the k-th first signal line is different from a length of the (k+1)-th first signal line, and

wherein the total number of the plurality of first pixels is different from the total number of the plurality of third pixels.

7. The display device according to claim 6 , wherein the sum of the total number of the plurality of first pixels and the total number of the plurality of second pixels is equal to the sum of the total number of the plurality of third pixels and the total number of the plurality of fourth pixels.

8. The display device according to claim 6 , wherein a semiconductor layer of the transistor comprises a metal oxide.

9. The display device according to claim 6 , wherein the display element is a liquid crystal element or a light-emitting element.

10. The display device according to claim 6 , wherein the p pixels are in a display portion having a diagonal size of 60 inches or more.

11. The display device according to claim 6 , wherein the display device has a resolution of 8K or more.

12. A display device comprising:

p pixels arranged in a matrix of m rows and n columns, p being an integer greater than or equal to 4, m being an integer greater than or equal to 2, and n being an integer greater than or equal to 2;

n first signal lines;

n second signal lines; and

m scan lines,

wherein one of the p pixels comprises a display element and a transistor,

wherein the n first signal lines and the n second signal lines extend in a scanning direction,

wherein the n first signal lines are on an upstream side of the scanning direction,

wherein the n second signal lines are on a downstream side of the scanning direction and are separated from the n first signal lines,

wherein the p pixels comprise a plurality of first pixels in a k-th column electrically connected to a k-th first signal line, a plurality of second pixels in the k-th column electrically connected to a k-th second signal line, a plurality of third pixels in a (k+1)-th column electrically connected to a (k+1)-th first signal line, and a plurality of fourth pixels in the (k+1)-th column electrically connected to a (k+1)-th second signal line, k being an integer greater than or equal to 1 and less than n,

wherein a length of the k-th first signal line is different from a length of the (k+1)-th first signal line, and

wherein a ratio of the total number of the plurality of second pixels to the total number of the plurality of first pixels is different from a ratio of the total number of the plurality of fourth pixels to the total number of the plurality of third pixels.

13. The display device according to claim 12 , wherein a semiconductor layer of the transistor comprises a metal oxide.

14. The display device according to claim 12 , wherein the display element is a liquid crystal element or a light-emitting element.

15. The display device according to claim 12 , wherein the p pixels are in a display portion having a diagonal size of 60 inches or more.

16. The display device according to claim 12 , wherein the display device has a resolution of 8K or more.

17. The display device according to claim 1 ,

wherein the m scan lines comprise a first scan line, a second scan line, and a third scan line,

wherein the first scan line overlaps with the n first signal lines and does not overlap with the n second signal lines,

wherein the second scan line overlaps with the n second signal lines and does not overlap with the n first signal lines, and

wherein the third scan line overlaps with one of the n first signal lines and one of the n second signal lines.

18. The display device according to claim 6 ,

wherein each of the n first signal lines is electrically connected to a first driver circuit, and

wherein each of the n second signal lines is electrically connected to a second driver circuit.

19. The display device according to claim 6 , wherein a length of the k-th second signal line is different from a length of the (k+1)-th second signal line.

20. The display device according to claim 12 ,

wherein each of the n first signal lines is electrically connected to a first driver circuit, and

wherein each of the n second signal lines is electrically connected to a second driver circuit.

21. The display device according to claim 12 , wherein a length of the k-th second signal line is different from a length of the (k+1)-th second signal line.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 23, 2018
From: KOBAYASHI, HIDETOMO; TAKAHASHI, KEI; YAMAZAKI, SHUNPEI
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 044704/0536 →
Priority Claims (2)
JP 2017-005376 · Jan 16, 2017 · national
JP 2017-005407 · Jan 16, 2017 · national
Continuity (1)
Related Publication 20180204532A1 · Jul 19, 2018
Cited By (1)
US 12,660,249