IP Library Granted Patent US 10,409,510
Granted Patent B2
US 10,409,510 · App. 15/874,277 · Granted Sep 10, 2019

Resource sharing in a telecommunications environment

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,409,510
App. No.
15/874,277
Granted
Sep 10, 2019
Kind
B2
Abstract

A transceiver is designed to share memory and processing power amongst a plurality of transmitter and/or receiver latency paths, in a communications transceiver that carries or supports multiple applications. For example, the transmitter and/or receiver latency paths of the transceiver can share an interleaver/deinterleaver memory. This allocation can be done based on the data rate, latency, BER, impulse noise protection requirements of the application, data or information being transported over each latency path, or in general any parameter associated with the communications system.

Claims (46)

1. A method that allows sharing of hardware resources in a transceiver comprising:

allocating a first portion of shared memory to an interleaver in a first latency path; allocating a second portion of the shared memory to a deinterleaver in a second latency path,

transmitting to another transceiver information that is used to determine a maximum amount of shared memory that can be allocated to the interleaver or the deinterlever; and

updating the shared memory allocation between the interleaver and deinterleaver based on changing communication conditions, wherein the changing communications conditions include a change in communications channel conditions.

2. The method of claim 1 , further comprising transmitting to another transceiver information that that is used to determine an updated maximum amount of shared memory that can be allocated to the interleaver or the deinterleaver.

3. The method of claim 2 , wherein the information is transmitted during initialization.

4. The method of claim 2 , wherein the information is transmitted during SHOWTIME.

5. A system for shared memory allocation comprising;

means for allocating a first portion of shared memory to an interleaver;

means for allocating a second portion of the shared memory to a deinterleaver;

means for transmitting to another transceiver information that is used to determine a maximum amount of shared memory that can be allocated to the interleaver or the deinterlever; and

means for updating the shared memory allocation between the interleaver and deinterleaver based on changing communication conditions, wherein the changing communications conditions include a change in channel conditions.

6. The system of claim 5 , further comprising means for transmitting to another transceiver information that that is used to determine an updated maximum amount of shared memory that can be allocated to the interleaver or the deinterleaver.

7. The system of claim 6 , wherein the information is transmitted during initialization.

8. The system of claim 6 , wherein the information is transmitted during SHOWTIME.

9. A device comprising:

first portion of shared memory allocated to an interleaver;

a second portion of the shared memory allocated to a deinterleaver;

a transceiver operable to transmit to another transceiver information that is used to determine a maximum amount of shared memory that can be allocated to the interleaver or the deinterlever; and

an allocation module operable to update the shared memory allocation between the interleaver and deinterleaver based on changing communication conditions, wherein the changing communications conditions include a change in channel conditions.

10. The device of claim 9 , wherein the transceiver is further operable to transmit to another transceiver information that that is used to determine an updated maximum amount of shared memory that can be allocated to the interleaver or the deinterleaver.

11. The device of claim 10 , wherein the information is transmitted during initialization.

12. The device of claim 10 , wherein the information is transmitted during SHOWTIME.

13. A method that allows sharing of hardware resources in a transceiver comprising:

allocating a first portion of shared memory to an interleaver in a transmit latency path;

allocating a second portion of the shared memory to a deinterleaver in a receive latency path;

transmitting to another transceiver information that indicates the shared memory allocation between the interleaver and the deinterlever; and

updating the shared memory allocation between the interleaver and deinterleaver based on changing communication conditions, wherein the changing communications conditions include a change in communications channel conditions.

14. The method of claim 13 , further comprising transmitting to another transceiver information that indicates the updated shared memory allocation between the interleaver and the deinterlever.

15. The method of claim 14 , wherein the information is transmitted during initialization.

16. The method of claim 14 , wherein the information is transmitted during SHOWTIME.

17. A system for shared memory allocation comprising:

means for allocating a first portion of shared memory to an interleaver in a transmit latency path;

means for allocating a second portion of the shared memory to a deinterleaver in a receive latency path;

means for transmitting to another transceiver information that indicates the shared memory allocation between the interleaver and the deinterlever; and

means for updating the shared memory allocation between the interleaver and deinterleaver based on changing communication conditions, wherein the changing communications conditions include a change in channel conditions.

18. The system of claim 17 , further comprising means for transmitting to another transceiver information that indicates the updated shared memory allocation between the interleaver and the deinterlever.

19. The system of claim 18 , wherein the information is transmitted during initialization.

20. The system of claim 18 , wherein the information is transmitted during SHOWTIME.

21. A device comprising:

a transceiver operable to allocate a first portion of shared memory to an interleaver in a transmit latency path and operable allocate a second portion of the shared memory to a deinterleaver in a receiver latency path;

the transceiver further operable to transmit to another transceiver information that indicates the shared memory allocation between the interleaver and the deinterlever; and

and operable to update the shared memory allocation between the interleaver and deinterleaver based on changing communication conditions, wherein the changing communications conditions include a change in channel conditions.

22. The device of claim 21 , wherein the transceiver is further operable to transmit to another transceiver information that indicates the updated shared memory allocation between the interleaver and the deinterlever.

23. The device of claim 22 , wherein the information is transmitted during initialization.

24. The device of claim 22 , wherein the information is transmitted during SHOWTIME.

Assignments (2)
AMENDED AND RESTATED INTELLECTUAL PROPERTY SECURITY AGREEMENT Recorded Jan 4, 2021
From: TQ DELTA LLC
To: ALTER DOMUS (US) LLC
Reel/Frame 054898/0850 →
SECURITY INTEREST Recorded Oct 10, 2018
From: TQ DELTA, LLC
To: DLI LENDING AGENT, LLC
Reel/Frame 047212/0551 →