IP Library Granted Patent US 10,191,504
Granted Patent B2
US 10,191,504 · App. 15/879,668 · Granted Jan 29, 2019

Leakage current compensation circuit and semiconductor device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,191,504
App. No.
15/879,668
Granted
Jan 29, 2019
Kind
B2
Abstract

Provided is a leakage current compensation circuit including: a compensation MOS transistor, which has a drain and a source connected to each other, and a bulk connected to a ground terminal, and is configured to generate a compensation current that is equal in magnitude to a leakage current of a MOS transistor of a current output circuit; and a current mirror circuit, which has an input terminal connected to the drain and the source of the compensation MOS transistor, and an output terminal connected to the MOS transistor of the current output circuit. The leakage current compensation circuit includes the MOS transistor for compensation for the leakage current, which has a small area, and is capable of compensating for a gate leakage current.

Claims (9)

1. A leakage current compensation circuit configured to compensate for a leakage current of a MOS transistor constructing an output circuit configured to output a current from a current source to an output terminal,

the leakage current compensation circuit comprising:

a compensation MOS transistor having a drain and a source connected to each other, and a bulk connected to a ground terminal, and configured to generate a compensation current equal in magnitude to the leakage current; and

a current mirror circuit having an input terminal connected to the drain and the source of the compensation MOS transistor, and having an output terminal connected to the MOS transistor constructing the output circuit.

2. A leakage current compensation circuit according to claim 1 , wherein the compensation MOS transistor comprises a gate connected to the ground terminal, and is configured to generate, with use of a leakage current of a parasitic diode between the drain and the bulk and a leakage current of a parasitic diode between the source and the bulk, a compensation current that is equal in magnitude to a reverse leakage current of a parasitic diode between a drain and a bulk of the MOS transistor constructing the output circuit.

3. A leakage current compensation circuit according to claim 1 , wherein the compensation MOS transistor comprises a gate connected to the drain and the source, and is configured to generate, with use of a leakage current from the gate, a compensation current that is equal in magnitude to a gate leakage current of the MOS transistor constructing the output circuit.

4. A semiconductor device, comprising the leakage current compensation circuit of claim 1 .

5. A semiconductor device, comprising the leakage current compensation circuit of claim 2 .

6. A semiconductor device, comprising the leakage current compensation circuit of claim 3 .

Assignments (3)
CHANGE OF ADDRESS Recorded Jun 8, 2023
From: ABLIC INC.
To: ABLIC INC.
Reel/Frame 064021/0575 →
CHANGE OF NAME Recorded Mar 12, 2018
From: SII SEMICONDUCTOR CORPORATION
To: ABLIC INC.
Reel/Frame 045567/0927 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 15, 2018
From: SHIINE, YUJI; NAKAMURA, HIROTAKA
To: ABLIC INC.
Reel/Frame 044945/0194 →