IP Library Granted Patent US 10,873,418
Granted Patent B2
US 10,873,418 · App. 15/889,867 · Granted Dec 22, 2020

Iterative multi-level equalization and decoding

Inventors: Shachar Kons (Santa Clara, CA); Ronny Hadani (Santa Clara, CA); Christian Ibars Casas (Santa Clara, CA)
Assignee: Cohere Technologies, Inc.
H04L1/0071H04L1/00H04L1/0041H04L1/0045H04L25/03057H04L27/2626H04L27/36H04L2025/03363H04L2025/03611
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,873,418
App. No.
15/889,867
Granted
Dec 22, 2020
Kind
B2
Abstract

A wireless communication method for transmitting wireless signals from a transmitter includes receiving information bits for transmission, segmenting the information bits into a stream of segments, applying a corresponding forward error correction (FEC) code and an interleaver to each of the stream of segments and combining outputs of the interleaving to generate a stream of symbols, processing the stream of symbols to generate a waveform, and transmitting the waveform over a communication medium.

Claims (56)

1. A wireless communication method for transmitting orthogonal time frequency space (OTFS) modulated wireless signals from a transmitter, comprising:

receiving information bits for transmission;

segmenting the information bits into a stream of segments;

applying a corresponding forward error correction (FEC) code to each of the stream of segments and combining outputs of the FEC codes to generate a first stream of symbols;

transforming, using an OTFS transformation comprising a symplectic transform, the first stream of symbols into a second stream of symbols;

processing the second stream of symbols to generate a waveform; and

transmitting the waveform over a communication medium.

2. The method of claim 1 , wherein each segment in the stream of segments has an equal bit length.

3. The method of claim 1 , wherein at least some of the FEC codes have different block sizes from each other.

4. The method of claim 1 , wherein each segment in the stream of segments is applied to one or more constellation symbol labels.

5. The method of claim 1 , wherein the combining the outputs of the FEC codes includes:

performing, on an output of each FEC, a corresponding interleaving operation; and

combining outputs of the interleaving operations to generate the first stream of symbols.

6. The method of claim 1 , wherein different FEC codes are used for header and payload portions of the information bits.

7. A wireless communication method, implemented at a receiver-side, for receiving a signal comprising multiple symbols; comprising:

performing channel equalization on the signal to generate a first channel equalized signal;

transforming, using an inverse orthogonal time frequency space (OTFS) transformation comprising an inverse symplectic transform, the first channel equalized signal into a second channel equalized signal;

logically dividing second the channel equalized signal into a first number of segments;

demodulating and symbol de-mapping the channel equalization signal in successive steps such that each step operates to recover one or more bits of one of the first number of segments to generate a demodulated bitstream, wherein an order in which the successive steps are performed depends on a reliability of success of recovering the one or more bits in each of the successive steps;

processing the demodulated bitstream to generate information related to the bits from the signal; and

providing a feedback signal to the channel equalization operation based on the processing of the demodulated bitstream.

8. The method of claim 7 , wherein the processing the demodulated bitstream comprises forward error correction decoding using a plurality of forward error correction codes, at least some of which have different block sizes.

9. The method of claim 7 , wherein the providing the feedback signal comprises performing symbol mapping and an orthogonal time frequency space (OTFS) transformation to generate the feedback signal.

10. The method of claim 7 , wherein the order of which the successive steps are performed is from the most reliable bit to the least reliable bit.

11. The method of claim 7 , wherein the processing the demodulated bitstream comprises deinterleaving each segment of the first number of segments, and forward error correction decoding using a plurality of forward error correction codes, at least some of which have different block sizes, outputs of the deinterleaving of the first number of segments.

12. The method of claim 7 , wherein the providing the feedback signal comprises interleaving, the recovered one or more bit-related information from each of the first number of segments using a corresponding interleaver depth.

13. A wireless communication device comprising a processor configured to implement a method for transmitting orthogonal time frequency space (OTFS) modulated wireless signals from a transmitter the method comprising:

receiving information bits for transmission;

segmenting the information bits into a stream of segments;

applying a corresponding forward error correction (FEC) code to each of the stream of segments and combining outputs of the FEC codes to generate a first stream of symbols;

transforming, using an orthogonal time frequency space (OTFS) transformation comprising a symplectic transform, the first stream of symbols into a second stream of symbols;

processing the second stream of symbols to generate a waveform; and

transmitting the waveform over a communication medium.

14. A non-transitory computer-readable memory storing instructions comprising processor-implementable code, wherein the code include instructions which, when executed by the processor, cause the processor to implement method for transmitting orthogonal time frequency space (OTFS) modulated wireless signals from a transmitter, comprising:

instructions for receiving information bits for transmission;

instructions for segmenting the information bits into a stream of segments;

instructions for applying a corresponding forward error correction (FEC) code to each of the stream of segments and combining outputs of the FEC codes to generate a stream of symbols;

instructions for transforming, using an orthogonal time frequency space (OTFS) transformation comprising a symplectic transform, the first stream of symbols into a second stream of symbols;

instructions for processing the second stream of symbols to generate a waveform; and

instructions for transmitting the waveform over a communication medium.

15. A wireless communication device comprising a processor configured to implement a method for receiving a signal comprising multiple symbols, the method comprising:

performing channel equalization on the signal to generate a first channel equalized signal;

transforming, using an inverse orthogonal time frequency space (OTFS) transformation comprising an inverse symplectic transform, the first channel equalized signal into a second channel equalized signal;

logically dividing the second channel equalized signal into a first number of segments;

demodulating and symbol de-mapping the channel equalization signal in successive steps such that each step operates to recover one or more bits of one of the first number of segments to generate a demodulated bitstream, wherein an order in which the successive steps are performed depends on a reliability of success of recovering the one or more bits in each of the successive steps;

processing the demodulated bitstream to generate information related to the bits from the signal; and

providing a feedback signal to the channel equalization operation based on the processing of the demodulated bitstream.

16. The wireless communication device of claim 15 , wherein the processing the demodulated bitstream comprises forward error correction decoding using a plurality of forward error correction codes, at least some of which have different block sizes.

17. A non-transitory computer-readable memory storing instructions comprising processor-implementable code, wherein the code includes instructions which, when executed by the processor, causes the processor to implement method for receiving a signal comprising multiple symbols, comprising:

instructions for performing channel equalization on the signal to generate a first channel equalized signal;

instructions for transforming, using an inverse orthogonal time frequency space (OTFS) transformation comprising an inverse symplectic transform, the first channel equalized signal into a second channel equalized signal;

instructions for logically dividing the second channel equalized signal into a first number of segments;

instructions for demodulating and symbol de-mapping the channel equalization signal in successive steps such that each step operates to recover one or more bits of one of the first number of segments to generate a demodulated bitstream, wherein an order in which the successive steps are performed depends on a reliability of success of recovering the one or more bits in each of the successive steps;

instructions for processing the demodulated bitstream to generate information related to the bits from the signal; and

instructions for providing a feedback signal to the channel equalization operation based on the processing of the demodulated bitstream.

18. The non-transitory computer-readable memory of claim 17 , wherein the processing the demodulated bitstream comprises forward error correction decoding using a plurality of forward error correction codes, at least some of which have different block sizes.

Assignments (4)
RELEASE OF SECURITY INTEREST Recorded Jul 10, 2025
From: NEW ENTERPRISE ASSOCIATES 14, LIMITED PARTNERSHIP
To: COHERE TECHNOLOGIES, INC.
Reel/Frame 071913/0090 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 7, 2021
From: KONS, SHACHAR; HADANI, RONNY; CASAS, CHRISTIAN IBARS
To: COHERE TECHNOLOGIES, INC.
Reel/Frame 055856/0519 →
SECURITY INTEREST Recorded Apr 1, 2020
From: COHERE TECHNOLOGIES, INC.
To: NEW ENTERPRISE ASSOCIATES 14, LIMITED PARTNERSHIP
Reel/Frame 052287/0739 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 11, 2019
From: KONS, SHACHAR; HADANI, RONNY; IBARS CASAS, CHRISTIAN
To: COHERE TECHNOLOGIES, INC.
Reel/Frame 050346/0595 →
Continuity (4)
Continuation In Part PCTUS2017046634 · Aug 11, 2017
Provisional Application 62374585 · Aug 12, 2016
Provisional Application 62379184 · Aug 24, 2016
Related Publication 20180167165A1 · Jun 14, 2018
Cited By (5)
US 12,199,757 US 12,231,266 US 12,328,206 US 12,335,081 US 12,375,336