IP Library Granted Patent US 10,789,074
Granted Patent B2
US 10,789,074 · App. 15/909,133 · Granted Sep 29, 2020

Providing pre-boot services in an information handling system having operating system-specific hardware and/or firmware components

Inventors: Anand Prakash Joshi (Round Rock, TX); Christian L. Critz (Liberty Hill, TX); Alok Pant (Austin, TX); James T. Gillon (Round Rock, TX); Adolfo S. Montero (Pflugerville, TX)
Assignee: Dell Products, L.P.
G06F9/441G06F9/4403G06F9/4405G06F11/1417G06F15/7839G06F9/4401G06F9/4411
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,789,074
App. No.
15/909,133
Granted
Sep 29, 2020
Kind
B2
Abstract

Systems and methods for providing pre-boot services in an Information Handling System (IHS) having Operating System (OS)-specific hardware and/or firmware components. In some embodiments, an IHS may include an Embedded Controller (EC), a first Operating System (OS)-specific chip coupled to the EC, and a second OS-specific chip coupled to the EC, where the EC is configured to cause the IHS to: in a first mode of operation, perform a first boot procedure using the first OS-specific chip; and in a second mode of operation, perform a second boot procedure using the second OS-specific chip.

Claims (31)

1. An Information Handling System (IHS), comprising:

an Embedded Controller (EC);

a first Operating System (OS)-specific chip coupled to the EC, wherein the first OS-specific chip comprises a first Trusted Platform Module and a first flash memory comprising first Basic Input/Output System (BIOS) instructions corresponding to a first boot procedure, and wherein the first OS-specific chip is mounted on a user interface device coupled to the IHS; and

a second OS-specific chip coupled to the EC, wherein the second OS-specific chip comprises a second Trusted Platform Module and a second flash memory comprising second BIOS instructions corresponding to a second boot procedure, and wherein the second OS-specific chip is mounted on a motherboard of the IHS, and wherein the EC is configured to cause the IHS to:

in a first mode of operation, perform the first boot procedure using the first OS-specific chip, wherein the first mode of operation is a primary mode of operation of the IHS; and

in a second mode of operation, perform the second boot procedure using the second OS-specific chip, wherein the second mode of operation is a limited-purpose mode of operation of the IHS, and wherein during the second mode of operation, the first OS-specific chip is inaccessible.

2. The IHS of claim 1 , wherein the IHS is configured, at manufacturing, to operate under control of the first OS to the exclusion of the second OS.

3. The IHS of claim 1 , wherein the EC is further configured to, in response to the user interface device having been coupled to the IHS during manufacturing: for the first mode of operation, set the first OS-specific chip active and set the second OS-specific chip inactive.

4. The IHS of claim 3 , wherein the EC is further configured to, in response to the user interface device having been coupled to the IHS during manufacturing: for the second mode of operation, set the first OS-specific chip inactive and set the second OS-specific chip active.

5. The IHS of claim 4 , wherein the first mode of operation comprises operation of the first OS, and wherein the second mode of operation comprises a recovery environment.

6. The IHS of claim 5 , wherein the EC is further configured to boot up the IHS in the first mode in the presence of a specific request by a user of the IHS to enter the recovery environment.

7. The IHS of claim 5 , wherein the recovery environment includes a diagnostic, recovery, or service tool that is absent from the first mode of operation.

8. The IHS of claim 1 , wherein the second mode of operation comprises a mode for operating a plurality of hardware components of the IHS.

9. In an Information Handling System (IHS) comprising:

an Embedded Controller (EC);

a first Operating System (OS)-specific chip coupled to the EC, wherein the first OS-specific chip comprises a first Trusted Platform Module and a first flash memory comprising first Basic Input/Output System (BIOS) instructions corresponding to a first boot procedure, and wherein the first OS-specific chip is mounted on a user interface device coupled to the IHS;

a second OS-specific chip coupled to the EC, wherein the second OS-specific chip comprises a second Trusted Platform Module and a second flash memory comprising second BIOS instructions corresponding to a second boot procedure, and wherein the second OS-specific chip is mounted on a motherboard of the IHS; and

a hardware memory device having program instructions stored thereon that, upon execution by the EC, cause the IHS to:

in a native mode of operation, perform the first boot procedure using the first OS-specific chip, wherein the native mode of operation is a primary mode of operation of the IHS; and

in a service mode of operation, perform the second boot procedure using the second OS-specific chip, wherein the service mode of operation is a limited-purpose mode of operation of the IHS, and wherein during the service mode of operation, the first OS-specific chip is inaccessible.

10. The hardware memory device of claim 9 , wherein the IHS is configured, at manufacturing, to operate, in the native mode, under control of the first OS to the exclusion of the second OS.

11. The hardware memory device of claim 10 , wherein the program instructions stored, upon execution by the EC, cause the IHS to: for the native mode, set the first OS-specific chip active and set the second OS-specific chip inactive.

12. The hardware memory device of claim 11 , wherein the program instructions stored, upon execution by the EC, cause the IHS to: for the service mode, set the first OS-specific chip inactive and set the second OS-specific chip active.

13. The hardware memory device of claim 9 , wherein the service mode of operation comprises a mode for operating a plurality of hardware components of the IHS.

14. In an Information Handling System (IHS) comprising an Embedded Controller (EC), a first Operating System (OS)-specific chip coupled to the EC, wherein the first OS-specific chip comprises a first Trusted Platform Module and a first flash memory comprising first Basic Input/Output System (BIOS) instructions corresponding to a first boot procedure, and wherein the first OS-specific chip is mounted on a user interface device coupled to the IHS, and a second OS-specific chip coupled to the EC, wherein the second OS-specific chip comprises a second Trusted Platform Module and a second flash memory comprising second BIOS instructions corresponding to a second boot procedure, and wherein the second OS-specific chip is mounted on a motherboard of the IHS; a method comprising:

in a native mode, performing the first boot procedure using the first OS-specific chip, wherein the native mode is a primary mode of operation of the IHS; and

in a recovery mode, performing the second boot procedure using the second OS-specific chip, wherein the recovery mode of operation is a limited-purpose mode of operation of the IHS, and wherein during the recovery mode of operation, the first OS-specific chip is inaccessible.

15. The method of claim 14 , wherein the IHS is configured, at manufacturing, to operate, in the native mode, under control of the first OS to the exclusion of the second OS.

16. The method of claim 15 , further comprising, in the native mode, setting the first OS-specific chip active and setting the second OS-specific chip inactive.

17. The method of claim 16 , further comprising, in the recovery mode, setting the first OS-specific chip inactive and setting the second OS-specific chip active.

18. The method of claim 14 , the recovery mode of operation comprises a mode for operating a plurality of hardware components of the IHS.

Assignments (8)
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (053546/0001) Recorded Jun 23, 2022
From: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
To: DELL MARKETING L.P. (ON BEHALF OF ITSELF AND AS SUCCESSOR-IN-INTEREST TO CREDANT TECHNOLOGIES, INC.); DELL INTERNATIONAL L.L.C.; DELL PRODUCTS L.P.; DELL USA L.P.; EMC CORPORATION; DELL MARKETING CORPORATION (SUCCESSOR-IN-INTEREST TO FORCE10 NETWORKS, INC. AND WYSE TECHNOLOGY L.L.C.); EMC IP HOLDING COMPANY LLC
Reel/Frame 071642/0001 →
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (046366/0014) Recorded May 20, 2022
From: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
To: DELL PRODUCTS L.P.; EMC CORPORATION; EMC IP HOLDING COMPANY LLC
Reel/Frame 060450/0306 →
RELEASE OF SECURITY INTEREST AT REEL 046286 FRAME 0653 Recorded Nov 2, 2021
From: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH
To: DELL PRODUCTS L.P.; EMC CORPORATION; EMC IP HOLDING COMPANY LLC
Reel/Frame 058298/0093 →
SECURITY AGREEMENT Recorded Apr 22, 2020
From: CREDANT TECHNOLOGIES INC.; DELL INTERNATIONAL L.L.C.; DELL MARKETING L.P.; DELL PRODUCTS L.P.; DELL USA L.P.; EMC CORPORATION; FORCE10 NETWORKS, INC.; WYSE TECHNOLOGY L.L.C.; EMC IP HOLDING COMPANY LLC
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A.
Reel/Frame 053546/0001 →
SECURITY AGREEMENT Recorded Mar 21, 2019
From: CREDANT TECHNOLOGIES, INC.; DELL INTERNATIONAL L.L.C.; DELL MARKETING L.P.; DELL PRODUCTS L.P.; DELL USA L.P.; EMC CORPORATION; FORCE10 NETWORKS, INC.; WYSE TECHNOLOGY L.L.C.; EMC IP HOLDING COMPANY LLC
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A.
Reel/Frame 049452/0223 →
PATENT SECURITY AGREEMENT (CREDIT) Recorded Jun 1, 2018
From: DELL PRODUCTS L.P.; EMC CORPORATION; EMC IP HOLDING COMPANY LLC
To: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH, AS COLLATERAL AGENT
Reel/Frame 046286/0653 →
PATENT SECURITY AGREEMENT (NOTES) Recorded Jun 1, 2018
From: DELL PRODUCTS L.P.; EMC CORPORATION; EMC IP HOLDING COMPANY LLC
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT
Reel/Frame 046366/0014 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 7, 2018
From: JOSHI, ANAND PRAKASH; CRITZ, CHRISTIAN L.; PANT, ALOK; GILLON, JAMES T.; MONTERO, ADOLFO S.
To: DELL PRODUCTS, L.P.
Reel/Frame 045135/0179 →