IP Library Granted Patent US 10,700,792
Granted Patent B2
US 10,700,792 · App. 15/920,300 · Granted Jun 30, 2020

Programmable ultrasonic transceiver

Inventors: Richard Przybyla (Berkeley, CA); Mitchell Kline (Berkeley, CA); David Horsley (Berkeley, CA)
Assignee: CHIRP MICROSYSTEMS, INC.
H04B11/00B06B1/0207G01S7/523G06F8/65H04L9/0869H04L9/30H04L67/34H04L9/0861H04L27/34H04W12/02H04W88/02
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,700,792
App. No.
15/920,300
Granted
Jun 30, 2020
Kind
B2
Abstract

An ultrasonic transceiver system includes a transmitter block, a receiver block, a state machine, a computer unit. The transmitter block contains circuitry configured to drive an ultrasound transducer. The receiver block contains circuitry configured to receive signals from the ultrasound transducer and convert the signals into digital data. The state machine is coupled to the transmitter and receiver blocks and contains circuitry configured to act as a controller for those blocks. The computing unit is coupled to the transmitter block, the receiver block, and the state machine and is configured to drive the transmitter block and process data received from the receiver block by executing instructions of a program. The program memory is coupled to the computing unit and is configured to store the program. The computing unit is configured to be reprogrammed with one or more additional programs stored in the program memory.

Claims (29)

1. An ultrasonic transceiver system, comprising:

a transmitter block containing circuitry configured to drive an ultrasound transducer;

receiver block containing circuitry configured to receive signals from the ultrasound transducer and convert the signals into digital data;

a state machine coupled to the transmitter block and the receiver block, wherein the state machine contains circuitry configured to act as a controller for the transmitter and receiver blocks;

a computing unit coupled to the transmitter block, the receiver block, and the state machine,

wherein the computing unit is configured to drive the transmitter block and process data received from the receiver block by executing instructions of a program,

a program memory coupled to the computing unit configured to store the program;

a public key encryption submodule, wherein the public key encryption submodule uses a random encryption key generated from recorded ultrasonic noise; and

a digital interface coupled to a the computing unit,

wherein the system is configured to send a first encryption key ultrasonically to a second system with the ultrasound transducer, and receive a second encryption key ultrasonically from the second device with the ultrasound transducer and wherein the system is configured to use the first and second encryption keys to communicate securely between the system and the second system through a network coupled to the digital interface.

2. The system of claim 1 , wherein the computing unit is configured to be reprogrammed with one or more additional programs stored in the program memory.

3. The system of claim 1 , further comprising the ultrasound transducer.

4. The system of claim 3 , wherein the transmitter block, the receiver block, the state machine, the computing unit, and the program memory are mounted to a common circuit board.

5. The system of claim 3 , wherein the transmitter block, the receiver block, the state machine, the computing unit, and the program memory are part of a common integrated circuit.

6. The system of claim 1 , further comprising one or more clocks coupled to the transmitter block, the receiver block, the state machine, or the computing unit.

7. The system of claim 1 , where the transmitter block and/or the receiver block includes a buffer controlled by the state machine.

8. The system of claim 7 , wherein the buffer contains a command queue.

9. The system of claim 1 , wherein the computing unit is configured to update firmware stored in the program memory in response to instructions and/or data from a host processor.

10. The system of claim 1 , wherein the transmitter block, the receiver block, the state machine, the computing unit, the program memory and the host processor are part of a common device.

11. The system of claim 10 , wherein the common device is a cell phone.

12. The system of claim 1 , further comprising a digital interface coupled to the computing unit.

13. The system of claim 12 , wherein the computing unit is configured to update firmware stored in the program memory in response to instructions and/or data received from a host processor via the digital interface.

14. The system of claim 13 , wherein the computing unit is configured to reprogram the system for different functions by updating the firmware stored in the program memory in response to the instructions and/or data received from the host processor via the digital interface.

15. The system of claim 1 , wherein the computing unit is configured to update firmware stored in the program memory in response to instructions and/or data received from a host processor via the ultrasound transducer and receiver block.

16. The system of claim 1 , further comprising a digital interface coupled to the computing unit, wherein the computing unit is configured to update firmware stored in the program memory in response to instructions and/or data from a host processor via a network coupled to the digital interface.

17. The system of claim 1 , wherein the transmitter block includes a quadrature amplitude modulation circuit.

18. The system of claim 1 , wherein the computing unit is configured record the ultrasonic noise with the receiver block and the ultrasound transducer and to generate the random encryption key from the recorded ultrasonic noise.

19. The system of claim 1 , wherein the random encryption key is stored by the system in a non-volatile memory.

20. The system of claim 1 , further comprising a digital interface coupled to the computing unit, wherein the computing unit is configured to cause a host processor to update firmware stored in the program memory in response to a change in impulse response of an ultrasonic channel.

Assignments (2)
MERGER Recorded Apr 6, 2022
From: CHIRP MICROSYSTEMS, INC.
To: INVENSENSE, INC.
Reel/Frame 059518/0746 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 6, 2020
From: PRZYBYLA, RICHARD; KLINE, MITCHELL; HORSLEY, DAVID
To: CHIRP MICROSYSTEMS, INC.
Reel/Frame 052588/0232 →
Continuity (3)
Continuation PCTUS2016052124 · Sep 16, 2016
Provisional Application 62220863 · Sep 18, 2015
Related Publication 20190089468A1 · Mar 21, 2019
Cited By (1)
US 12,436,275