IP Library Granted Patent US 10,853,525
Granted Patent B2
US 10,853,525 · App. 15/953,718 · Granted Dec 1, 2020

Hack-proof security keyboard

Inventors: Yong-Teng Lin (Yilan, TW); Geroncio Ong Tan (Austin, TX); Timothy C. Shaw (Austin, TX); No-Hua Chuang (Taipei, TW); Erh-Chieh Chang (Taipei, TW); Chih-Hao Chen (New Taipei, TW); Wen-Pin Huang (Taipei, TW)
Assignee: Dell Products, L.P.
G06F21/83G06F3/0202G06F3/0227G06F21/71H01H13/807H01H13/703H01H13/785H01H2201/024H01H2201/026H01H2225/004H01H2227/022H01H2300/052
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,853,525
App. No.
15/953,718
Granted
Dec 1, 2020
Kind
B2
Abstract

Systems and methods for a hack-proof security keyboard are described. In some embodiments, a keyboard module may include a first circuit configured to detect activation of a plurality of keys and a second circuit configured to detect activation of a subset of the plurality of keys, where the second circuit overlies the first circuit. In other embodiments, a method may include detecting an electrical signal received from a secondary membrane of a keyboard, where the keyboard includes a primary membrane configured to detect individual activation of any of a plurality of keys, and where the secondary membrane is configured to output the electrical signal in response to concurrent activation of a subset of the plurality of keys. The method may also include performing a selected action in response to the detection.

Claims (30)

1. A keyboard module, comprising:

a first circuit configured to detect activation of a plurality of keys; and

a second circuit configured to detect activation of a subset of the plurality of keys to the exclusion of at least one key of the plurality of keys, wherein the second circuit overlies the first circuit.

2. The keyboard module of claim 1 , wherein the first circuit comprises a row trace layer, a column trace layer, and a spacing layer between the row trace layer and the column trace layer.

3. The keyboard module of claim 2 , wherein the first circuit is coupled to a metal plate via a first insulating layer, and wherein the second circuit is coupled to the first circuit via a second insulating layer.

4. The keyboard module of claim 3 , wherein the second circuit comprises an input trace layer, an output trace layer, and another spacing layer between the input trace layer and the output trace layer.

5. The keyboard module of claim 3 , wherein the second circuit comprises a single conductive trace layer.

6. The keyboard module of claim 5 , wherein the single conductive trace layer further comprises a silver trace portion and a carbon trace portion overlying the silver trace portion.

7. The keyboard module of claim 6 , wherein the single conductive trace layer forms a gap under each key of the subset of keys, and wherein each of the subset of keys comprises a conductive dome configured to close a corresponding gap.

8. The keyboard module of claim 7 , wherein the conductive dome is a carbon dome.

9. The keyboard module of claim 1 , wherein the second circuit couples each of a plurality of electrical switches in series, wherein each one of the plurality of switches corresponds to one key of the subset keys, and wherein concurrent activation of the subset of keys causes the second circuit to output a selected electrical signal.

10. The keyboard module of claim 9 , wherein the selected electrical signal is configured to cause a reset or recovery operation of an Information Handling System (IHS) independently of any keystroke detection by the first circuit.

11. The keyboard module of claim 9 , further comprising a third circuit configured to detect activation of another subset of the plurality of keys, wherein the third circuit overlies the first or second matrices, wherein the third circuit couples each of another plurality of electrical switches in series with respect to each other, and wherein concurrent activation of the other subset of keys causes the third circuit to output another electrical signal independently of any keystroke detection by any of the first or second matrices.

12. An Information Handling System (IHS), comprising:

a processor;

an embedded controller coupled to the processor; and

a keyboard coupled to the embedded controller, the keyboard comprising:

a plurality of keys;

a primary membrane configured to detect activation of any of the plurality of keys; and

a secondary membrane configured to detect concurrent activation of a subset of the plurality of keys to the exclusion of at least one key of the plurality of keys.

13. The IHS of claim 12 , wherein the primary membrane comprises a row trace layer, a column trace layer, and a spacing layer between the row trace layer and the column trace layer.

14. The IHS of claim 13 , wherein the secondary membrane comprises a conductive trace layer having a respective gap under each key of the subset of keys, and wherein each of the subset of keys comprises a conductive dome.

15. The IHS of claim 14 , wherein the conductive trace layer comprises a silver trace portion and a carbon trace portion overlying the silver trace portion, and wherein the conductive dome is a carbon dome.

16. The IHS of claim 12 , wherein the secondary membrane couples each of a plurality of electrical switches in series, wherein each one of the plurality of switches corresponds to one key of the subset keys, and wherein concurrent activation of the subset of keys causes the secondary membrane to output an electrical signal.

17. The IHS of claim 16 , wherein the electrical signal triggers a predefined operation.

18. A method, comprising:

detecting an electrical signal received from a secondary membrane of a keyboard, wherein the keyboard comprises a primary membrane configured to detect individual activation of any of a plurality of keys, and wherein the secondary membrane is configured to output the electrical signal in response to concurrent activation of a subset of the plurality of keys to the exclusion of at least one key of the plurality of keys; and

performing a selected action in response to the detection.

19. The method of claim 18 , wherein the selected action comprises a hardware reset operation.

20. The method of claim 18 , wherein the selected action comprises a software recovery operation.

Assignments (8)
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (053546/0001) Recorded Jun 23, 2022
From: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
To: DELL MARKETING L.P. (ON BEHALF OF ITSELF AND AS SUCCESSOR-IN-INTEREST TO CREDANT TECHNOLOGIES, INC.); DELL INTERNATIONAL L.L.C.; DELL PRODUCTS L.P.; DELL USA L.P.; EMC CORPORATION; DELL MARKETING CORPORATION (SUCCESSOR-IN-INTEREST TO FORCE10 NETWORKS, INC. AND WYSE TECHNOLOGY L.L.C.); EMC IP HOLDING COMPANY LLC
Reel/Frame 071642/0001 →
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (046366/0014) Recorded May 20, 2022
From: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
To: DELL PRODUCTS L.P.; EMC CORPORATION; EMC IP HOLDING COMPANY LLC
Reel/Frame 060450/0306 →
RELEASE OF SECURITY INTEREST AT REEL 046286 FRAME 0653 Recorded Nov 2, 2021
From: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH
To: DELL PRODUCTS L.P.; EMC CORPORATION; EMC IP HOLDING COMPANY LLC
Reel/Frame 058298/0093 →
SECURITY AGREEMENT Recorded Apr 22, 2020
From: CREDANT TECHNOLOGIES INC.; DELL INTERNATIONAL L.L.C.; DELL MARKETING L.P.; DELL PRODUCTS L.P.; DELL USA L.P.; EMC CORPORATION; FORCE10 NETWORKS, INC.; WYSE TECHNOLOGY L.L.C.; EMC IP HOLDING COMPANY LLC
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A.
Reel/Frame 053546/0001 →
SECURITY AGREEMENT Recorded Mar 21, 2019
From: CREDANT TECHNOLOGIES, INC.; DELL INTERNATIONAL L.L.C.; DELL MARKETING L.P.; DELL PRODUCTS L.P.; DELL USA L.P.; EMC CORPORATION; FORCE10 NETWORKS, INC.; WYSE TECHNOLOGY L.L.C.; EMC IP HOLDING COMPANY LLC
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A.
Reel/Frame 049452/0223 →
PATENT SECURITY AGREEMENT (CREDIT) Recorded Jun 1, 2018
From: DELL PRODUCTS L.P.; EMC CORPORATION; EMC IP HOLDING COMPANY LLC
To: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH, AS COLLATERAL AGENT
Reel/Frame 046286/0653 →
PATENT SECURITY AGREEMENT (NOTES) Recorded Jun 1, 2018
From: DELL PRODUCTS L.P.; EMC CORPORATION; EMC IP HOLDING COMPANY LLC
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT
Reel/Frame 046366/0014 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 20, 2018
From: LIN, YONG-TENG; TAN, GERONCIO ONG; SHAW, TIMOTHY C.; CHUANG, NO-HUA; CHANG, ERH-CHIEH; CHEN, CHIH-HAO; HUANG, WEN-PIN
To: DELL PRODUCTS, L.P.
Reel/Frame 045595/0619 →