IP Library Granted Patent US 10,403,682
Granted Patent B2
US 10,403,682 · App. 15/968,474 · Granted Sep 3, 2019

Phase-change memory

Inventors: Pierre Morin (Grenoble, FR); Philippe Brun (Meylan, FR); Laurent-Luc Chapelon (Domene, FR)
Assignee: STMicroelectronics (Crolles 2) SAS
H01L27/2463H01L21/0217H01L21/02178H01L21/76802H01L21/76843H01L21/76877H01L21/76895H01L23/528H01L23/5226H01L23/5329H01L23/53238H01L27/2472H01L45/06H01L45/126H01L45/1233H01L45/144
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,403,682
App. No.
15/968,474
Granted
Sep 3, 2019
Kind
B2
Abstract

A phase-change memory includes a strip of phase-change material that is coated with a conductive strip and surrounded by an insulator. The strip of phase-change material has a lower face in contact with tips of a resistive element. A connection network composed of several levels of metallization coupled with one another by conducting vias is provided above the conductive strip. At least one element of a lower level of the metallization is in direct contact with the upper surface of the conductive strip.

Claims (28)

1. A phase-change memory, comprising:

a plurality of phase-change structures, wherein each phase-change structure comprises:

a strip of phase-change material; and

a metal conductive strip on a top surface of the strip of phase-change material;

a first insulator made of a first insulating material on sides of the metal conductive strips and the strips of phase-change material;

a second insulator made of a second insulating material positioned in contact with and between first insulators of adjacent phase-change structures, said second insulating material being different from the first insulating material;

wherein top surfaces of the strips of phase-change material, first insulator and second insulator are coplanar;

an etch stop layer on the coplanar top surfaces of the metal conductive strips, the first insulator and the second insulator, wherein the etch stop layer is made of a third insulating material different from the first and second insulating materials;

wherein the etch stop layer includes openings extending through the etch stop layer to the top surfaces of the metal conductive strips; and

a metal connection structure filling each opening; and

wherein the third insulating material is selectively etchable with respect to both the first and second insulating materials.

2. The phase-change memory of claim 1 , wherein the metal connection structure is a component of a connection network composed of several levels of metallization.

3. The phase-change memory of claim 1 , wherein the metal connection structure comprises: a metal liner layer lining side walls and a bottom of each opening; and a metal fill in contact with the metal liner layer.

4. The phase-change memory of claim 3 , wherein the metal liner layer is a cladding made of tantalum nitride and the metal fill is a core made of copper.

5. The phase-change memory of claim 1 , wherein said first insulating material is silicon nitride and said second insulating material is silicon oxide.

6. The phase-change memory of claim 5 , wherein said third insulating material is selected from the group consisting of AlN and Al 2 O 3 .

7. The phase-change memory of claim 1 , wherein the strip of phase-change material has a width and further has a length longer than the width, and wherein the metal conductive strip has a width and further has a length longer than the width, and wherein the widths of the strip of phase-change material and metal conductive strip are the same.

8. A method of fabricating a phase-change memory, comprising:

forming a plurality of phase-change structures, wherein each phase-change structure comprises a conductive strip that covers a strip of phase-change material;

insulating the phase-change structures from each other with a first insulator made of a first insulating material on sides of the conductive strips and the strips of phase-change material and a second insulator made of a second insulating material positioned in contact with and between first insulators of adjacent phase-change structures, said second insulating material being different from the first insulating material;

planarizing the conductive strips, first insulator and second insulator to form a coplanar surface;

depositing an etch-stop layer on the coplanar surface, wherein the etch stop layer is made of a third insulating material different from the first and second insulating materials, the third insulating material being selectively etchable with respect to both the first and second insulating materials;

etching openings through the etch stop layer to uncover upper faces of the conductive strips; and

forming elements of a lower metallization level of a connection network within the etched openings, in direct contact with upper faces of the conductive strip.

9. The method according to claim 8 , wherein forming elements of the lower metallization level comprises: filling the etched openings with one or more metal materials.

10. The method according to claim 9 , wherein filling the etched openings comprises depositing a cladding made of tantalum nitride and depositing a core made of copper.

11. The method according to claim 8 , wherein the first insulating material is silicon nitride, the second insulating material is silicon oxide and the etch-stop layer is made of a material selected from the group consisting of Al 2 O 3 and AlN.

12. The method according to claim 8 , wherein a thickness of the etch-stop layer is in a range between 5 and 10 nm.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 1, 2018
From: MORIN, PIERRE; BRUN, PHILIPPE; CHAPELON, LAURENT-LUC
To: STMICROELECTRONICS (CROLLES 2) SAS
Reel/Frame 045686/0326 →
Priority Claims (1)
FR 17 53985 · May 5, 2017 · national
Continuity (1)
Related Publication 20180323237A1 · Nov 8, 2018