IP Library Granted Patent US 10,566,194
Granted Patent B2
US 10,566,194 · App. 15/972,918 · Granted Feb 18, 2020

Selective deposition of etch-stop layer for enhanced patterning

Inventors: Nagraj Shankar (Tualatin, OR); Kapu Sirish Reddy (Portland, OR); Jon Henri (West Linn, OR); Pengyi Zhang (Tigard, OR); Elham Mohimi (Hillsboro, OR); Bhavin Jariwala (Lake Oswego, OR); Arpan Pravin Mahorowala (West Linn, OR)
Assignee: Lam Research Corporation
H01L21/0337C23C16/45544H01L21/0228H01L21/02115H01L21/02164H01L21/02178H01L21/02274H01L21/0332H01L21/0338H01L21/31122H01L21/31144C23F1/08H01L21/67069
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,566,194
App. No.
15/972,918
Granted
Feb 18, 2020
Kind
B2
Abstract

Methods, systems, and computer programs are presented for selective deposition of etch-stop layers for enhanced patterning during semiconductor manufacturing. One method includes an operation for adding a photo-resist material (M 2 ) on top of a base material (M 1 ) of a substrate, M 2 defining a pattern for etching M 1 in areas where M 2 is not present above M 1. The method further includes operations for conformally capping the substrate with an oxide material (M 3 ) after adding M 2, and for gap filling the substrate with filling material M 4 after the conformally capping. Further, a stop-etch material (M 5 ) is selectively grown on exposed surfaces of M 3 and not on surfaces of M 4 after the gap filling. Additionally, the method includes operations for removing M 4 from the substrate after selectively growing M 5, and for etching the substrate after removing M 4 to transfer the pattern into M 1. M 5 adds etching protection to enable deeper etching into M 1.

Claims (46)

1. A method comprising:

adding a photo-resist material (M 2 ) on top of a base material (M 1 ) of a substrate, M 2 defining a pattern for etching M 1 in areas where M 2 is not present above M 1 ;

conformally capping the substrate with an oxide material (M 3 ) after adding M 2 ;

gap filling the substrate with filling material M 4 after the conformally capping;

selectively growing stop-etch material (M 5 ) on exposed surfaces of M 3 and not on surfaces of M 4 after the gap filling;

removing M 4 from the substrate after selectively growing M 5 ; and

etching the substrate after removing M 4 to transfer the pattern into M 1 , wherein M 5 adds etching protection to enable deeper etching into M 1 than when utilizing M 2 without M 5 .

2. The method as recited in claim 1 , wherein etching the substrate after removing M 4 further comprises:

etching exposed surfaces of M 3 in the substrate; and

continue etching the substrate to transfer the pattern into M 1 .

3. The method as recited in claim 1 , wherein M 2 is a carbon-based material.

4. The method as recited in claim 1 , wherein M 3 is one of silicon dioxide or aluminum oxide.

5. The method as recited in claim 1 , wherein M 4 is carbon.

6. The method as recited in claim 1 , wherein M 5 is a metal oxide or oxynitride.

7. The method as recited in claim 1 , wherein conformally capping the substrate with M 3 further comprises:

performing a low-damage plasma enhanced atomic layer deposition.

8. The method as recited in claim 1 , wherein gap filling the substrate with filling material M 4 further comprises:

alternating depositing M 4 and etching M 4 to fill gaps in the substrate.

9. The method as recited in claim 1 , wherein selectively growing M 5 further comprises:

utilizing an atomic-layer-deposition process to deposit M 5 .

10. The method as recited in claim 1 , wherein removing M 4 from the substrate further comprises:

performing plasma ashing to remove M 4 .

11. A semiconductor manufacturing apparatus comprising:

a processing chamber; and

a controller for controlling processing of a substrate within the processing chamber, wherein the controller causes the processing chamber to perform operations comprising:

adding a photo-resist material (M 2 ) on top of a base material (M 1 ) of a substrate, M 2 defining a pattern for etching M 1 in areas where M 2 is not present above M 1 ;

conformally capping the substrate with an oxide material (M 3 ) after adding M 2 ;

gap filling the substrate with filling material M 4 after the conformally capping;

selectively growing stop-etch material (M 5 ) on exposed surfaces of M 3 and not on surfaces of M 4 after the gap filling;

removing M 4 from the substrate after selectively growing M 5 ; and

etching the substrate after removing M 4 to transfer the pattern into M 1 , wherein M 5 adds etching protection to enable deeper etching into M 1 than when utilizing M 2 without M 5 .

12. The semiconductor manufacturing apparatus as recited in claim 11 , wherein etching the substrate after removing M 4 further comprises:

etching exposed surfaces of M 3 in the substrate; and

continue etching the substrate to transfer the pattern into M 1 .

13. The semiconductor manufacturing apparatus as recited n claim 11 , wherein M 2 is a carbon-based material.

14. The semiconductor manufacturing apparatus as recited in claim 11 , wherein M 3 is one of silicon dioxide or aluminum oxide.

15. The semiconductor manufacturing apparatus as recited in claim 11 , wherein M 4 is carbon.

16. The semiconductor manufacturing apparatus as recited in claim 11 , wherein M 5 is a metal oxide.

17. The semiconductor manufacturing apparatus as recited in claim 11 , wherein conformally capping the substrate with M 3 further comprises:

performing a low-damage plasma enhanced atomic layer deposition.

18. The semiconductor manufacturing apparatus as recited in claim 11 , wherein gap filling the substrate with filling material M 4 further comprises:

alternating depositing M 4 and etching M 4 to fill gaps in the substrate.

19. The semiconductor manufacturing apparatus as recited in claim 11 , wherein selectively growing M 5 further comprises:

utilizing an atomic-layer-deposition process to deposit M 5 .

20. The semiconductor manufacturing apparatus as recited in claim 11 , wherein removing M 4 from the substrate further comprises:

performing plasma ashing to remove M 4 .

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 7, 2018
From: SHANKAR, NAGRAJ; REDDY, KAPU SIRISH; HENRI, JON; ZHANG, PENGYI; MOHIMI, ELHAM; JARIWALA, BHAVIN; MAHOROWALA, ARPAN PRAVIN
To: LAM RESEARCH CORPORATION
Reel/Frame 045734/0589 →
Continuity (1)
Related Publication 20190341256A1 · Nov 7, 2019
Cited By (1)
US 12,557,572