IP Library Granted Patent US 10,621,937
Granted Patent B2
US 10,621,937 · App. 15/983,447 · Granted Apr 14, 2020

Liquid crystal display device and method of driving the same

Inventors: Hideyuki Nakanishi (Hyogo, JP); Yoshihisa Ooishi (Kanagawa, JP)
Assignee: Panasonic Liquid Crystal Display Co., Ltd.
G09G3/3677G09G3/3648G09G3/3614G09G2310/0213G09G2310/0278G09G2310/062G09G2320/0204G09G2320/0271G09G2330/021
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,621,937
App. No.
15/983,447
Granted
Apr 14, 2020
Kind
B2
Abstract

A display device includes data lines extending in a first direction, gate lines extending in a second direction, a source driver that supplies a data signal to the data lines, a gate driver that supplies a gate signal to the gate lines, and a timing controller that determines scan order of the gate lines and outputs image data to the source driver based on the scan order. The timing controller determines the scan order of the gate lines based on an input image corresponding to input image data input from an outside, and switches first scan order and second scan order in each frame, the first scan order and the second scan order being different from each other in the scan order.

Claims (31)

1. A display device comprising:

a plurality of data lines extending in a first direction;

a plurality of gate lines extending in a second direction;

a source driver that supplies a data signal to the plurality of data lines;

a gate driver that supplies a gate signal to the plurality of gate lines; and

a timing controller that determines scan order of the plurality of gate lines and outputs image data to the source driver based on the scan order,

wherein the timing controller determines the scan order of the plurality of gate lines based on an input image corresponding to input image data input from outside, and switches first scan order and second scan order in each plurality of frames, the first scan order and the second scan order being different from each other in the scan order,

the timing controller determines the scan order in units of N lines (N being an integer of 2 or more),

in first line data corresponding to a preceding-stage line and a plurality of second line data corresponding to a plurality of lines included in the N lines in the input image data, the timing controller determines the scan order based on a voltage level difference between pixels corresponding to the identical data line in each of the first line data and the second line data,

when the first scan order is determined, first virtual line data in which a voltage level of each pixel is set to a voltage level of halftone is used as the first line data in determining a line to be scanned first out of first N lines in each frame, and

when the second scan order is determined, second virtual line data in which the voltage level of each pixel is set to a voltage level of a low gradation or a high gradation in determining the line to be scanned first out of the first N lines in each frame.

2. The display device according to claim 1 , wherein

the first scan order is ascending order of a gradation of the input image data, and

the second scan order is descending order of the gradation of the input image data.

3. The display device according to claim 1 , wherein the timing controller determines a line having a minimum sum of voltage level differences in the plurality of lines as a line to be scanned next.

4. The display device according to claim 1 , wherein

the timing controller includes a plurality of line memories that store the input image data for each line, and

the timing controller sequentially reads the input image data from the plurality of line memories according to the scan order, and outputs the input image data to the source driver.

5. A method for driving a display device including:

a plurality of data lines extending in a first direction;

a plurality of gate lines extending in a second direction;

a source driver that supplies a data signal to the plurality of data lines;

a gate driver that supplies a gate signal to the plurality of gate lines; and

a timing controller that determines scan order of the plurality of gate lines and outputs image data to the source driver based on the scan order,

the method comprising:

determining the scan order of the plurality of gate lines based on an input image corresponding to input image data input from outside; and

scanning the plurality of gate lines by switching first scan order and second scan order in each plurality of frames, the first scan order and the second scan order being different from each other in the scan order, wherein

the timing controller determines the scan order in units of N lines (N being an integer of 2 or more),

in first line data corresponding to a preceding-stage line and a plurality of second line data corresponding to a plurality of lines included in the N lines in the input image data, the timing controller determines the scan order based on a voltage level difference between pixels corresponding to the identical data line in each of the first line data and the second line data,

when the first scan order is determined, first virtual line data in which a voltage level of each pixel is set to a voltage level of halftone is used as the first line data in determining a line to be scanned first out of first N lines in each frame, and

when the second scan order is determined, second virtual line data in which the voltage level of each pixel is set to a voltage level of a low gradation or a high gradation in determining the line to be scanned first out of the first N lines in each frame.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 18, 2023
From: PANASONIC LIQUID CRYSTAL DISPLAY CO., LTD.
To: PANASONIC INTELLECTUAL PROPERTY CORPORATION OF AMERICA
Reel/Frame 064292/0775 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 25, 2018
From: NAKANISHI, HIDEYUKI; OOISHI, YOSHIHISA
To: PANASONIC LIQUID CRYSTAL DISPLAY CO., LTD.
Reel/Frame 046448/0843 →
Continuity (2)
Continuation PCTJP2015005780 · Nov 18, 2015
Related Publication 20180268770A1 · Sep 20, 2018