IP Library Granted Patent US 10,498,570
Granted Patent B2
US 10,498,570 · App. 15/986,085 · Granted Dec 3, 2019

Data communication systems with forward error correction

Inventors: Arun Tiruvur (San Jose, CA); Jamal Riani (Fremont, CA); Sudeep Bhoja (San Jose, CA)
Assignee: INPHI CORPORATION
H04L27/04H04L1/0041H04L1/0042H04L1/0045H04L25/14H04L27/0014
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,498,570
App. No.
15/986,085
Granted
Dec 3, 2019
Kind
B2
Abstract

Embodiments of the present invention include an apparatus that receives date from multiple lanes, which are then aligned and synchronized for transcoding and encoding.

Claims (32)

1. A communication apparatus comprising:

a plurality of communication lanes, each of communication lanes being configured to receive data streams;

a plurality of virtual lane lock modules corresponding to the plurality of communication lanes, the virtual lane lock modules being configured to provide protocol locking at a first clock rate;

an alignment module being configured to generate an aligned data stream based on locked streams from the plurality of virtual lane lock modules, the alignment module being configured to operate at a second clock rate, the aligned data stream comprising a first plurality of words, the first plurality of words being characterized by a first word length;

a transcoder module being configured to generate alternating data streams based using the aligned data stream, the transcoder being configured to operate at a third clock rate, the alternating data streams comprising a second plurality of words, the second plurality of words being characterized by a second word length, the transcoder being operative in two or more modes; and

an FEC module being configured to encode the alternating data streams to generate a first encoded data stream and a second encoded data stream.

2. The apparatus of claim 1 where the data streams are received in in 25 Gbps, 40 Gbps, 50 Gbps, or 100 Gbps modes.

3. The apparatus of claim 1 wherein the alignment module comprises an alignment marker mapper.

4. The apparatus of claim 1 wherein the transcoder is operative in 40 Gbps PAM-4 mode and 100 Gbps PAM-8 mode.

5. The apparatus of claim 4 wherein the transcoder processes input in every clock cycle when operating in the 100 Gbps PAM-8 mode.

6. The apparatus of claim 5 wherein the transcoder processes input in every four clock cycles when operating in the 40 Gbps PAM-4 mode.

7. The apparatus of claim 1 further comprising:

a first gearbox being configured to process the first encoded data stream;

a second gearbox being configured to process the second encoded data stream.

8. The apparatus of claim 1 further comprising a pattern generator module coupled to the first gearbox.

9. The apparatus of claim 7 wherein the plurality of virtual lane lock modules is configured to provide BIP check.

10. The apparatus of claim 1 wherein the alignment module is configured to insert alignment markers at predetermined locations.

11. The apparatus of claim 1 wherein the transcoder concatenates a predetermined number of words from the aligned data stream.

12. The apparatus of claim 1 wherein the plurality of virtual lane locks provides block synchronization.

13. The apparatus of claim 1 wherein the plurality of virtual lane locks provides block synchronization.

14. The apparatus of claim 1 wherein the plurality of virtual lane locks comprises a finite state machine for providing block lock.

15. The apparatus of claim 1 wherein the finite state machine is configured to check a validity status associated with synchronization headers.

16. The apparatus of claim 1 wherein the finite state machine is further configured to update a count for the synchronization headers.

17. The apparatus of claim 1 further comprising a plurality of de-skew compensators coupled to the plurality of virtual lane lock modules.

18. The apparatus of claim 1 further comprising a first MUX device coupled to outputs of the first gearbox, the MUX device being configured to select outputs based on at least a PRBS mode.

19. A communication apparatus comprising:

a plurality of communication lanes, each of communication lanes being configured to receive data signal streams;

a plurality of virtual lane lock modules corresponding to the plurality of communication lanes, the virtual lane lock modules being configured to provide protocol locking at a first clock rate;

a plurality of de-skew compensators corresponding to the plurality of communication lanes, the plurality of de-skew compensators being configured to removing skews from the received data streams at the first clock rate;

an alignment module being configured to generate an aligned data stream based on de-skewed data streams from the plurality of de-skew compensators, the alignment module being configured to operate at a second clock rate, the aligned data stream comprising a first plurality of words, the first plurality of words being characterized by a first word length;

a transcoder module being configured to generate alternating data streams based using the aligned data stream, the transcoder being configured to operate at a third clock rate, the alternating data streams comprising a second plurality of words, the second plurality of words being characterized by a second word length, the transcoder being operative in two or more modes; and

an FEC module being configured to encode the alternating data streams to generate a first encoded data stream and a second encoded data stream.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 27, 2021
From: CAVIUM INTERNATIONAL
To: MARVELL ASIA PTE LTD.
Reel/Frame 057336/0873 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 25, 2021
From: MARVELL TECHNOLOGY CAYMAN I
To: CAVIUM INTERNATIONAL
Reel/Frame 057279/0519 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 23, 2021
From: INPHI CORPORATION
To: MARVELL TECHNOLOGY CAYMAN I
Reel/Frame 056649/0823 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 23, 2018
From: TIRUVUR, ARUN; RIANI, JAMAL; BHOJA, SUDEEP
To: INPHI CORPORATION
Reel/Frame 045883/0324 →
Continuity (4)
Continuation 15405020 · Jan 12, 2017
Continuation 14304635 · Jun 13, 2014
Provisional Application 61885985 · Oct 2, 2013
Related Publication 20180343151A1 · Nov 29, 2018