IP Library Granted Patent US 11,525,749
Granted Patent B2
US 11,525,749 · App. 15/986,705 · Granted Dec 13, 2022

Telescopic analog front-end for pressure sensors

Inventor: Gregory B. Arndt (San Jose, CA)
Assignee: Apple Inc.
G01L9/0072
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,525,749
App. No.
15/986,705
Granted
Dec 13, 2022
Kind
B2
Abstract

A wireless communication device includes a pressure sensor to generate a first signal in response to a pressure variation. A variable offset capacitor is coupled in parallel with the pressure sensor. A first analog-to-digital converter (ADC) is coupled to the variable offset capacitor and to convert the first signal to a digital signal. The pressure sensor is a capacitive pressure sensor. The variable offset capacitor is a digitally controlled variable capacitor and the ADC is a low-resolution and low-power ADC.

Claims (32)

1. A wireless communication device, the device comprising:

a pressure sensor configured to generate a first signal in response to a pressure variation;

a variable offset capacitor, the capacitance value of which is controlled digitally, wherein the variable offset capacitor is coupled in parallel with the pressure sensor; and

a telescopic front-end circuit configured to divide a dynamic range into two different regions associated with two different analog-to-digital converters (ADCs) with different speeds including a first ADC and a second ADC,

wherein the first ADC comprises a low-power and a low-resolution ADC and is a lower speed ADS of the two different ADCs and is coupled to the variable offset capacitor to convert the first signal to a digital signal, and the second ADC comprises a higher speed ADC of the two different ADCs.

2. The device of claim 1 , wherein a power consumption of the first ADC is within a range of about 4-9 μWatt, and a resolution of the first ADC is within a range of about 6-8 bits.

3. The device of claim 1 , wherein the second ADC comprises a medium-speed ADC having a speed within a range of about 20-25 Hz.

4. The device of claim 1 , wherein the digitally controlled variable capacitor comprises a digital-to-analog converter (DAC) circuit.

5. The device of claim 4 , further comprising an adder circuit coupled between an output of the pressure sensor and an input of the first ADC.

6. The device of claim 5 , wherein the adder circuit is configured to add an analog output of the DAC circuit to the first signal.

7. The device of claim 4 , further comprising a gain stage coupled between the DAC circuit and the second ADC.

8. The device of claim 1 , wherein the wireless communication device comprises a smart phone or a smart watch.

9. An apparatus comprising:

a variable offset capacitor, the capacitance value of which is controlled digitally, wherein the variable offset capacitor is coupled in parallel with a pressure sensor;

a buffer circuit coupled to the variable offset capacitor; and

a telescopic front-end circuit configured to divide a dynamic range into two different regions associated with two different analog-to-digital converters (ADCs) with different speeds including a first ADC and a second ADC,

wherein the first ADC comprises a low-power and a low-resolution ADC and is a lower speed ADC of the two different ADCs and is coupled to the variable offset capacitor to convert the first signal to a digital signal, and the second ADC comprises a higher speed ADC of the two different ADCs.

10. The apparatus of claim 9 , wherein the first ADC comprises a low-power ADC, wherein a power consumption of the low-power ADC is within a range of about 4-9 μWatt.

11. The apparatus of claim 9 , wherein the first ADC comprises a low-resolution ADC, wherein a resolution of the low-resolution ADC is within a range of about 6-8 bits.

12. The apparatus of claim 9 , wherein the digitally controlled variable offset capacitor comprises a digital-to-analog converter (DAC) circuit.

13. The apparatus of claim 12 , wherein the DAC circuit is configured to receive a digital control signal from a control module.

14. The apparatus of claim 13 , wherein the control module is configured to generate the digital control signal based on a digital output signal of the first ADC.

15. An analog front-end circuit for processing a pressure sensor signal, the front-end circuit comprising

an offset capacitor, the capacitance value of which is controlled digitally, wherein the offset capacitor is coupled in parallel with a pressure sensor and configured to lower a dynamic range of the pressure sensor signal, wherein the dynamic range of the pressure sensor signal is divided into two different regions associated with two different analog-to-digital converters (ADCs) with different speeds;

a first analog-to-digital converter (ADC) coupled to the pressure sensor and configured to convert the pressure sensor signal to a first digital signal;

a digital-to-analog converter (DAC) circuit coupled to the first ADC and configured to convert the first digital signal to a first analog signal;

a summation circuit configured to combine the pressure sensor signal and the first analog signal to generate a combined analog signal; and

a second ADC configured to convert the combined analog signal to an output digital circuit, wherein the first ADC comprises a low power and lower-resolution ADC and is a lower speed ADC of the two different ADCs.

16. The front-end circuit of claim 15 , wherein the first ADC has a power consumption within a range of about 4-9 μWatt.

17. The front-end circuit of claim 15 , wherein a speed of the first ADC is within a range of about 0.5-0.7 Hz and the lower-resolution is within a range of about 6-8 bits.

18. The front-end circuit of claim 17 , further comprising a gain stage coupled between the summation circuit and the second ADC.

19. The front-end circuit of claim 18 , wherein the gain stage is configured to amplify the combined analog signal.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 24, 2018
From: ARNDT, GREGORY B.
To: APPLE INC.
Reel/Frame 045899/0031 →
Continuity (1)
Related Publication 20190360882A1 · Nov 28, 2019