IP Library Granted Patent US 10,574,946
Granted Patent B2
US 10,574,946 · App. 15/991,848 · Granted Feb 25, 2020

Display panel control device, display device, and method for driving display panel

Inventor: Hiroaki Ishii (Tokyo, JP)
Assignee: JOLED INC.
H04N7/56G09G3/3233G09G3/3258H01L27/3276H04N5/04G09G2300/0861G09G2310/0251G09G2310/0262G09G2310/0264G09G2320/0247
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,574,946
App. No.
15/991,848
Granted
Feb 25, 2020
Kind
B2
Abstract

A control device includes a data storing unit, a synchronization control unit, and a duty control unit. The synchronization control unit starts a frame period when a vertical synchronization signal is received. The frame period includes a light emission period and a light extinction period. The duty control unit controls a length of the light extinction period, based on a ratio between a total number of vertical lines in a current frame and a pre-set minimum number of vertical lines in a video image displayed on a display panel during a frame period, such that a ratio of a length of the light emission period and a length of the light extinction period during the frame period when a video image is displayed with the total number of vertical lines in the current frame is constant.

Claims (21)

1. A method for driving a display panel including a plurality of pixel circuits that are arranged in rows and columns, the method comprising:

starting a frame period when a vertical synchronization signal is received or a start timing of a video image signal is detected, the frame period including: a light emission period during which the display panel is caused to emit light; and a light extinction period during which the display panel is caused to extinguish light;

initializing the pixel circuits based on reception of the vertical synchronization signal or a start timing of a video image period signal;

temporarily storing the video image signal in a data store after the reception of the vertical synchronization signal or the detection of the start timing of the video image period signal;

adjusting, by a duty controller, a length of the light extinction period, based on a ratio between a total number of vertical lines in a current frame and a pre-set minimum number of vertical lines in a video image displayed on the display panel during the frame period, such that a ratio between a length of the light emission period and a length of the light extinction period during the frame period when a video image is displayed with the total number of vertical lines in the current frame is constant; and

displaying the video image signal by causing light emitting elements to extinguish light during the adjusted light extinction period, and causing the light emitting elements to emit light during the light emission period other than the light extinction period in the frame period.

2. The method for driving a display panel according to claim 1 , comprising:

generating a gate waveform generation parameter for generating a waveform of a gate signal that is output from a gate driving circuit to the plurality of pixel circuits based on the ratio between the total number of vertical lines in the current frame and the minimum number of vertical lines that has been notified after the reception of the vertical synchronization signal or the detection of the start timing of the video image period signal,

wherein in the adjusting of the length of the light extinction period, the light extinction period is adjusted by performing calculation using the light extinction period when a video image is displayed with the minimum number of vertical lines and the gate waveform generation parameter generated in the generating of the gate waveform generation parameter.

3. The method for driving a display panel according to claim 2 ,

wherein the gate waveform generation parameter is represented by V now /V min , where V min is the minimum number of vertical lines, and V now is the total number of vertical lines in the current frame.

4. The method for driving a display panel according to claim 2 ,

wherein the gate waveform generation parameter is represented by 1+V diff /V min , where V min is the minimum number of vertical lines, and V diff is a difference of the total number of vertical lines in the current frame to the minimum number of vertical lines.

5. The method for driving a display panel according to claim 2 ,

wherein in the generating of the gate waveform generation parameter, the gate waveform generation parameter is selected from a storage that stores a plurality of the gate waveform generation parameters calculated in advance based on the minimum number of vertical lines and the total number of vertical lines in the current frame, and

in the adjusting of the length of the light extinction period, the length of the light extinction period is adjusted by performing calculation using the light extinction period when a video image is displayed with the minimum number of vertical lines and the gate waveform generation parameter selected in the generating of the gate waveform generation parameter.

6. The method for driving a display panel according to claim 2 , comprising:

in the adjusting of the length of the light extinction period, after the length of the light extinction period is adjusted by the duty controller, dividing the adjusted light extinction period into a plurality of light extinction periods according to the total number of vertical lines in the current frame and the minimum number of vertical lines; and

arranging the plurality of divided light extinction periods at predetermined intervals in the frame period during which the video image is displayed with the total number of vertical lines in the current frame.

7. The method for driving a display panel according to claim 6 ,

wherein one of the plurality of divided light extinction periods that is arranged at an end of the frame period includes an initialization period for initializing the plurality of pixel circuits.

Assignments (5)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 18, 2025
From: JDI DESIGN AND DEVELOPMENT G.K.
To: MAGNOLIA BLUE CORPORATION
Reel/Frame 072039/0656 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 31, 2024
From: JOLED, INC.
To: JDI DESIGN AND DEVELOPMENT G.K.
Reel/Frame 066382/0619 →
CORRECTION BY AFFIDAVIT FILED AGAINST REEL/FRAME 063396/0671 Recorded Jun 12, 2023
From: JOLED, INC.
To: JOLED, INC.
Reel/Frame 064067/0723 →
SECURITY INTEREST Recorded Apr 20, 2023
From: JOLED, INC.
To: INCJ, LTD.
Reel/Frame 063396/0671 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 29, 2018
From: ISHII, HIROAKI
To: JOLED INC.
Reel/Frame 046250/0681 →
Priority Claims (1)
JP 2017-131413 · Jul 4, 2017 · national
Continuity (1)
Related Publication 20190014292A1 · Jan 10, 2019