IP Library Granted Patent US 10,521,378
Granted Patent B2
US 10,521,378 · App. 16/020,923 · Granted Dec 31, 2019

Adaptive interface storage device with multiple storage protocols including NVME and NVME over fabrics storage devices

Inventors: Stephen G. Fischer (Mountain View, CA); Sompong Paul Olarig (Pleasanton, CA)
Assignee: Samsung Electronics Co., Ltd.
G06F13/287G06F3/061G06F3/0655G06F3/0685G06F13/4208G06F13/00G06F2213/0026
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,521,378
App. No.
16/020,923
Granted
Dec 31, 2019
Kind
B2
Abstract

An adaptive interface storage device. In some embodiments, the adaptive interface storage device includes: a rear storage interface connector; an adaptable circuit connected to the rear storage interface connector; a first multiplexer, connected to the adaptable circuit; and a front storage interface connector, connected to the first multiplexer. The adaptive interface storage device may be configured to operate in a first state or in a second state. The adaptive interface storage device may be configured: in the first state, to present a device side storage interface according to a first storage protocol at the front storage interface connector, and in the second state, to present a device side storage interface according to a second storage protocol, different from the first storage protocol, at the front storage interface connector.

Claims (70)

1. An adaptive interface storage device comprising:

a rear storage interface connector;

an adaptable circuit connected to the rear storage interface connector;

a first routing circuit, connected to the adaptable circuit; and

a front storage interface connector, connected to the first routing circuit;

the adaptive interface storage device being configured to operate in a first state or in a second state,

the adaptive interface storage device being configured:

in the first state, to present a device side storage interface according to a first storage protocol at the front storage interface connector, and

in the second state, to present a device side storage interface according to a second storage protocol, different from the first storage protocol, at the front storage interface connector,

wherein the second storage protocol is NVMe over Fabrics.

2. The adaptive interface storage device of claim 1 , wherein:

the adaptable circuit comprises a first PCIe endpoint and a second PCIe endpoint, and

the first routing circuit is a first multiplexer comprising:

a first multiplexer channel having a first multiplexer channel common port connected to the front storage interface connector and

a second multiplexer channel having:

a second multiplexer channel common port connected to the front storage interface connector,

a second multiplexer channel first selectable port connected to the first PCIe endpoint, and

a second multiplexer channel second selectable port connected to the second PCIe endpoint.

3. The adaptive interface storage device of claim 2 , wherein the first multiplexer channel has a first multiplexer channel first selectable port connected to the first PCIe endpoint.

4. The adaptive interface storage device of claim 3 , wherein:

the first multiplexer channel has a first multiplexer channel second selectable port, the first multiplexer channel second selectable port being not connected,

in the first state, the first multiplexer channel first selectable port is selected, and

in the second state, the first multiplexer channel first selectable port is selected.

5. The adaptive interface storage device of claim 2 , wherein the first storage protocol is NMVe.

6. The adaptive interface storage device of claim 2 , wherein the adaptable circuit is connected to a first plurality of conductors of the front storage interface connector, and the adaptable circuit is configured, in the second state, to present an Ethernet interface at the first plurality of conductors.

7. The adaptive interface storage device of claim 6 , wherein the second storage protocol is NVMe over Fabrics, over the Ethernet interface.

8. The adaptive interface storage device of claim 2 , wherein, in the first state, the second multiplexer channel first selectable port is selected.

9. The adaptive interface storage device of claim 8 , wherein, in the second state, the second multiplexer channel second selectable port is selected.

10. The adaptive interface storage device of claim 9 , wherein the adaptive interface storage device is further configured, in the second state, to present a PCIe control plane interface at the front storage interface connector.

11. The adaptive interface storage device of claim 2 , wherein:

the first PCIe endpoint is a four-lane PCIe endpoint,

the second PCIe endpoint is a four-lane PCIe endpoint, and

the second multiplexer channel common port has two input lanes and two output lanes.

12. The adaptive interface storage device of claim 1 , wherein the adaptable circuit is a programmable adaptable circuit, having a configuration port, and being configured, at system startup, to load a bitfile through the configuration port.

13. The adaptive interface storage device of claim 12 , wherein the first routing circuit is a first multiplexer, the adaptive interface storage device further comprising:

a first bitfile memory;

a second bitfile memory; and

a second multiplexer,

the second multiplexer having:

a second multiplexer common port connected to the configuration port;

a second multiplexer first selectable port connected to the first bitfile memory; and

a second multiplexer second selectable port connected to the second bitfile memory.

14. The adaptive interface storage device of claim 13 , wherein,

in the first state, the second multiplexer first selectable port is selected, and

in the second state, the second multiplexer second selectable port is selected.

15. The adaptive interface storage device of claim 1 , wherein the front storage interface connector is a U.2 connector.

16. The adaptive interface storage device of claim 1 , further comprising a state control input configured to receive a signal for selecting between the first state and the second state.

17. The adaptive interface storage device of claim 16 , wherein the front storage interface connector is a U.2 connector having an E6 pin, and the state control input is the E6 pin.

18. An adaptive interface storage device, comprising:

a front storage interface connector; and

persistent storage,

the adaptive interface storage device being configured to operate in a first state or in a second state, the adaptive interface storage device being configured:

in the first state, to present a device side NVMe storage interface at the front storage interface connector, and

in the second state, to present a device side NVMe over Fabrics storage interface at the front storage interface connector.

19. A storage system, comprising:

a chassis; and

an adaptive interface storage device,

the adaptive interface storage device comprising:

a rear storage interface connector;

an adaptable circuit connected to the rear storage interface connector; and

a first routing circuit, connected to the adaptable circuit,

a front storage interface connector, connected to the first routing circuit,

the adaptive interface storage device being configured to operate in a first state or in a second state,

the adaptive interface storage device being configured:

in the first state, to present a device side storage interface according to a first storage protocol at the front storage interface connector, and

in the second state, to present a device side storage interface according to a second storage protocol, different from the first storage protocol, at the front storage interface connector,

wherein the second storage protocol is NVMe over Fabrics.

20. The storage system of claim 19 , wherein:

the adaptive interface storage device further comprises a state control input configured to receive a signal for selecting between the first state, and the second state, and

the chassis is hard-wired to supply to the state control input a signal selecting the first state.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 28, 2018
From: FISCHER, STEPHEN; OLARIG, SOMPONG
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 047005/0290 →
Continuity (2)
Provisional Application 62641246 · Mar 9, 2018
Related Publication 20190278725A1 · Sep 12, 2019
Cited By (7)
US 12,189,554 US 12,476,832 US 12,541,477 US 12,541,480 US 12,556,417 US 12,561,266 US 12,561,270