IP Library Granted Patent US 10,243,555
Granted Patent B2
US 10,243,555 · App. 16/025,824 · Granted Mar 26, 2019

Control circuit and control method for turning on a power semiconductor switch

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,243,555
App. No.
16/025,824
Granted
Mar 26, 2019
Kind
B2
Abstract

A method of turning on a power semiconductor switch includes receiving a first signal that characterizes a switch-on behavior of the power semiconductor switch, and detecting two or more phases of the switch-on behavior of the power semiconductor switch in response to the first signal. The method further includes detecting a peak indicative of a phase transition between the two or more phases, generating a phase signal indicative of the two or more phases, and providing a variable current to a control input of the power semiconductor switch in response to the first signal.

Claims (34)

1. A method of turning on a power semiconductor switch, comprising:

receiving a first signal that characterizes a switch-on behavior of the power semiconductor switch;

detecting two or more phases of the switch-on behavior of the power semiconductor switch in response to the first signal;

detecting a peak indicative of a phase transition between the two or more phases;

generating a phase signal indicative of the two or more phases; and

providing a variable current to a control input of the power semiconductor switch in response to the first signal.

2. The method of claim 1 , wherein the first signal is a control input voltage.

3. The method of claim 2 , wherein the control input voltage is a base-emitter voltage.

4. The method of claim 2 , wherein the control input voltage is a gate-source voltage.

5. The method of claim 1 , wherein detecting a peak indicative of a phase transition between the two or more phases comprises:

using a peak timing detection circuit to detect the peak in the first signal.

6. The method of claim 1 , wherein the two or more phases of the switch-on behavior of the power semiconductor switch comprises at least four phases of the switch-on behavior of the power semiconductor switch.

7. The method of claim 1 , wherein a first phase begins if a switch-on signal of the control circuit of the power semiconductor switch indicates that the power semiconductor switch is intended to be switched on, and wherein the first phase ends if the first signal exceeds a first threshold value.

8. The method of claim 7 , wherein a second phase begins if the first signal exceeds the first threshold value, and wherein the second phase ends if the first signal reaches the peak.

9. The method of claim 8 , wherein a third phase begins if the first signal reaches the peak, and wherein the third phase ends if the first signal exceeds a second threshold value, wherein the second threshold value is higher than the first threshold value.

10. The method of claim 9 , wherein a fourth phase begins if the first signal exceeds the second threshold value.

11. The method of claim 1 , wherein providing a variable current to a control input of the power semiconductor switch in response to the first signal comprises:

providing the variable current using a plurality of parallel driver stages.

12. A control circuit for turning on a power semiconductor switch, comprising:

an input coupled to receive a first signal that characterizes a switch-on behavior of the power semiconductor switch, wherein the power semiconductor switch comprises an active clamp;

a phase detection circuit coupled to detect two or more phases of the switch-on behavior of the power semiconductor switch in response to the first signal, wherein the phase detection circuit is coupled to generate a phase signal that indicates which of the two or more phases the power semiconductor switch is currently running through, wherein the phase detection circuit is coupled to detect a peak indicative of a phase transition between the two or more phases; and

a variable current source coupled to supply a current with a variable level to a control input of the power semiconductor switch to switch on the power semiconductor switch, wherein the control circuit is coupled to control the variable current source in a closed control loop in response to the first signal.

13. The control circuit of claim 12 , wherein the first signal is a base-emitter voltage.

14. The control circuit of claim 12 , wherein the first signal is a gate-source voltage.

15. The control circuit of claim 12 , wherein the phase detection circuit is coupled to detect transitions between the two or more phases of the switch-on behavior of the power semiconductor switch in response to the first signal exceeding a respective reference signal.

16. The control circuit of claim 12 , wherein the phase detection circuit is coupled to detect at least four phases of the switch-on behavior of the power semiconductor switch.

17. A control circuit for turning on a power semiconductor switch, comprising:

an input coupled to receive a first signal that characterizes a switch-on behavior of the power semiconductor switch, wherein the power semiconductor switch comprises an active clamp and an insulated gate bipolar transistor (IGBT);

a phase detection circuit coupled to detect two or more phases of the switch-on behavior of the power semiconductor switch in response to the first signal, wherein the phase detection circuit is coupled to generate a phase signal that indicates which of the two or more phases the power semiconductor switch is currently running through;

a variable current source coupled to supply a current with a variable level to a control input of the power semiconductor switch to switch on the power semiconductor switch, wherein the control circuit is coupled to control the variable current source in a closed control loop in response to the first signal; and

a filter coupled to an emitter of the IGBT and configured to provide a voltage spike indicative of a phase transition between the two or more phases.

18. The control circuit of claim 17 ,

wherein the active clamp comprises a series circuit of parallel-connected capacitances and resistive elements coupled to a collector of the IGBT; and

wherein the filter is further coupled to the series circuit of parallel-connected capacitances and resistive elements.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 7, 2018
From: POWER INTEGRATIONS LIMITED
To: POWER INTEGRATIONS, INC.
Reel/Frame 046568/0886 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 30, 2018
From: POWER INTEGRATIONS SWITZERLAND GMBH
To: POWER INTEGRATIONS LIMITED
Reel/Frame 046500/0953 →