IP Library Granted Patent US 10,418,412
Granted Patent B2
US 10,418,412 · App. 16/042,769 · Granted Sep 17, 2019

Light-emitting diode

Inventors: Tsung-Hsien Yang (Hsinchu, TW); Han-Min Wu (Hsinchu, TW); Jhih-Sian Wang (Hsinchu, TW); Yi-Ming Chen (Hsinchu, TW); Tzu-Ghieh Hsu (Hsinchu, TW)
Assignee: EPISTAR CORPORATION
H01L27/15H01L27/156H01L29/0649H01L33/08H01L33/385H01L33/0079H01L33/22H01L2224/48091H01L2224/48247
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,418,412
App. No.
16/042,769
Granted
Sep 17, 2019
Kind
B2
Abstract

A semiconductor device, comprises a semiconductor stack comprising a first area and a second area, wherein the second area comprises a first side wall, a first isolation path formed between the first area and the second area, a second isolation path formed in the semiconductor stack, an isolation layer formed in the first isolation path and covering the first side wall, an electrical contact layer formed under the semiconductor stack, and an electrode contact layer directly contacting the electrical contact layer.

Claims (18)

1. A semiconductor device, comprising:

a semiconductor stack comprising a first area having an upper surface and a second area having a first side wall;

a first isolation path formed between the first area and the second area;

a second isolation path formed in the semiconductor stack;

an isolation layer formed in the first isolation path and covering the first side wall;

an electrical contact layer having a portion formed under the semiconductor stack; and an electrode contact layer directly contacting the electrical contact layer and covering the upper surface; wherein the first area further has a second side wall covered by the electrode contact layer.

2. The semiconductor device according to claim 1 , wherein the electrical contact layer overlap the first area without overlapping the second area in a direction.

3. The semiconductor device according to claim 1 , wherein both of the first area and the second area sequentially comprise a first conductive type semiconductor layer, an active layer, and a second conductive type semiconductor layer.

4. The semiconductor device according to claim 3 , wherein a width of the first conductive type semiconductor layer is larger than a width of the second conductive type semiconductor layer.

5. The semiconductor device according to claim 1 , wherein the second area further comprises a third side wall covered by the isolation layer.

6. The semiconductor device according to claim 1 , wherein the semiconductor stack further comprises a third area and the second isolation path is formed between the second area and the third area.

7. The semiconductor device according to claim 1 , further comprises a substrate under the semiconductor stack.

8. The semiconductor device according to claim 7 , further comprises a bonding layer connecting the substrate and the semiconductor stack.

9. The semiconductor device according to claim 7 , wherein the substrate comprises sapphire.

10. The semiconductor device according to claim 1 , wherein the semiconductor stack comprises a first light-emitting structure and a second light-emitting structure and the second isolation path between the first light-emitting structure and the second light-emitting structure.

11. The semiconductor device according to claim 3 , wherein the first isolation path separates the second conductive type semiconductor layer of the first area from the second conductive type semiconductor layer of the second area, separates the active layer of the first area from the active layer of the second area, and does not separate the first conductive type semiconductor layer of the first area from the first conductive type semiconductor layer of the second area.

12. The semiconductor according to claim 1 , wherein a distance between the first area and the second area is not less than 25 μm.

13. The semiconductor according to claim 1 , wherein the electrical contact layer is formed under the first area.

Assignments (2)
CHANGE OF NAME Recorded Feb 26, 2026
From: EPISTAR CORPORATION
To: ENNOSTAR CORPORATION
Reel/Frame 075152/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 24, 2018
From: YANG, TSUNG-HSIEN; WU, HAN-MIN; WANG, JHIH-SIAN; CHEN, YI-MING; HSU, TZU-GHIEH
To: EPISTAR CORPORATION
Reel/Frame 046620/0742 →