IP Library Granted Patent US 11,003,780
Granted Patent B2
US 11,003,780 · App. 16/054,872 · Granted May 11, 2021

Method and apparatus for validating BIOS firmware using a baseboard management controller

Inventors: Wei Liu (Austin, TX); Juan F. Diaz (Round Rock, TX); Timothy M. Lambert (Austin, TX)
Assignee: Dell Products L.P.
G06F21/575G06F8/654G06F9/44505
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,003,780
App. No.
16/054,872
Granted
May 11, 2021
Kind
B2
Abstract

A method includes storing basic input/output system (BIOS) firmware instructions at a first flash memory device included at an information handling system. The BIOS firmware includes an initial boot block. BIOS data is stored at a second flash memory device. A baseboard management controller validates instructions included at the initial boot block.

Claims (35)

1. A method comprising:

storing basic input/output system (BIOS) firmware instructions at a first flash memory device included at an information handling system, the BIOS firmware including an initial boot block;

storing BIOS data at a second flash memory device; and

validating, by a baseboard management controller (BMC), instructions included at the initial boot block, the validating while the information handling system is under control of an operating system.

2. The method of claim 1 , wherein the second flash memory device is accessible to runtime instructions concurrently with the validating.

3. The method of claim 1 , further comprising:

replacing, by the BMC, the BIOS firmware instructions with updated firmware while the information handling system is under control of an operating system.

4. The method of claim 1 , wherein the validating comprises validating the instructions before executing the instructions at the initial boot block.

5. The method of claim 1 , wherein the first flash memory device includes an image information block (BIB), the image information block identifying a first firmware code block and providing validation information corresponding to the first code block.

6. The method of claim 1 , wherein:

the first flash memory devices is coupled to a first chip select signal provided by a platform controller hub (PCH) and by the BMC; and

the second flash memory device is coupled to a second chip select signal provided by the PCH.

7. The method of claim 1 , wherein the BIOS data includes system configuration settings.

8. The method of claim 5 , wherein the image information block includes a digital signature for validating information included at the image information block.

9. An information handling system comprising:

a central processing unit;

a first flash memory device to store basic input/output system (BIOS) firmware instructions, the firmware including an initial boot block;

a second flash memory device to store BIOS data; and

a baseboard management controller (BMC) configured to validate instructions included at the initial boot block while the information handling system is under control of an operating system.

10. The information handling system of claim 9 , wherein the second flash memory device is accessible to runtime instructions concurrently with the validating.

11. The information handling system of claim 9 , wherein the BMC is further configured to replace the BIOS firmware with updated firmware while the information handling system is under control of an operating system.

12. The information handling system of claim 9 , wherein the BMC is further configured to validate the instructions before executing the instructions at the initial boot block.

13. The information handling system of claim 9 , wherein the first flash memory device includes an image information block, the image information block identifying a first firmware code block and providing validation information corresponding to the first code block.

14. The information handling system of claim 9 , wherein:

the first flash memory devices is coupled to a first chip select signal provided by a platform controller hub (PCH) and by the BMC; and

the second flash memory device is coupled to a second chip select signal provided by the PCH.

15. The information handling system of claim 9 , further comprising a multiplexor function to selectively couple one of the PCH and the BMC to have access to the first flash memory device.

16. A method comprising:

storing immutable basic input/output system (BIOS) firmware instructions at a first flash memory device included at an information handling system;

storing an image information block at the first flash memory device, the image information block identifying a first firmware code block and providing validation information corresponding to the first firmware code block; and

validating the immutable BIOS instructions using a baseboard management controller based on the validation information while the information handling system is under control of an operating system.

17. The method of claim 16 , further comprising:

storing BIOS data at a second flash memory device, the BIOS data accessible to runtime instructions concurrent with the validating.

18. The method of claim 16 , further comprising:

updating firmware at the first flash memory device while the information handling system is under control of an operating system.

Assignments (8)
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (053546/0001) Recorded Jun 23, 2022
From: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
To: DELL MARKETING L.P. (ON BEHALF OF ITSELF AND AS SUCCESSOR-IN-INTEREST TO CREDANT TECHNOLOGIES, INC.); DELL INTERNATIONAL L.L.C.; DELL PRODUCTS L.P.; DELL USA L.P.; EMC CORPORATION; DELL MARKETING CORPORATION (SUCCESSOR-IN-INTEREST TO FORCE10 NETWORKS, INC. AND WYSE TECHNOLOGY L.L.C.); EMC IP HOLDING COMPANY LLC
Reel/Frame 071642/0001 →
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (047648/0422) Recorded May 20, 2022
From: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
To: DELL PRODUCTS L.P.; EMC CORPORATION; EMC IP HOLDING COMPANY LLC
Reel/Frame 060160/0862 →
RELEASE OF SECURITY INTEREST AT REEL 047648 FRAME 0346 Recorded Nov 2, 2021
From: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH
To: DELL PRODUCTS L.P.; EMC CORPORATION; EMC IP HOLDING COMPANY LLC
Reel/Frame 058298/0510 →
SECURITY AGREEMENT Recorded Apr 22, 2020
From: CREDANT TECHNOLOGIES INC.; DELL INTERNATIONAL L.L.C.; DELL MARKETING L.P.; DELL PRODUCTS L.P.; DELL USA L.P.; EMC CORPORATION; FORCE10 NETWORKS, INC.; WYSE TECHNOLOGY L.L.C.; EMC IP HOLDING COMPANY LLC
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A.
Reel/Frame 053546/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 23, 2019
From: LIU, WEI; DIAZ, JUAN F.; LAMBERT, TIMOTHY M.
To: DELL PRODUCTS, LP
Reel/Frame 049266/0729 →
SECURITY AGREEMENT Recorded Mar 21, 2019
From: CREDANT TECHNOLOGIES, INC.; DELL INTERNATIONAL L.L.C.; DELL MARKETING L.P.; DELL PRODUCTS L.P.; DELL USA L.P.; EMC CORPORATION; FORCE10 NETWORKS, INC.; WYSE TECHNOLOGY L.L.C.; EMC IP HOLDING COMPANY LLC
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A.
Reel/Frame 049452/0223 →
PATENT SECURITY AGREEMENT (CREDIT) Recorded Oct 12, 2018
From: DELL PRODUCTS L.P.; EMC CORPORATION; EMC IP HOLDING COMPANY LLC
To: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH, AS COLLATERAL AGENT
Reel/Frame 047648/0346 →
PATENT SECURITY AGREEMENT (NOTES) Recorded Oct 12, 2018
From: DELL PRODUCTS L.P.; EMC CORPORATION; EMC IP HOLDING COMPANY LLC
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT
Reel/Frame 047648/0422 →