IP Library Granted Patent US 10,879,814
Granted Patent B2
US 10,879,814 · App. 16/087,786 · Granted Dec 29, 2020

Multilevel power converter

Inventor: Yosuke Fujii (Tokyo, JP)
Assignee: TOSHIBA MITSUBISHI-ELECTRIC INDUSTRIAL SYSTEMS CORPORATION
H02M7/487H02M7/003H02M2007/4835
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,879,814
App. No.
16/087,786
Granted
Dec 29, 2020
Kind
B2
Abstract

In a multilevel power converter ( 20 ), a power conversion circuit is formed of semiconductor modules ( 1 to 4 ), the multilevel power converter ( 20 ) includes: a capacitor ( 5 ) on the positive electrode side; a capacitor ( 6 ) on the negative electrode side; an AC bus (L 1 ); a capacitor bus (L 2 ); a positive electrode bus (L 3 ); and a negative electrode bus (L 4 ), and the semiconductor modules ( 1 to 4 ) are arranged such that the inductance in a communication loop is reduced.

Claims (43)

1. A multilevel power converter in which a power conversion circuit is formed of a plurality of semiconductor modules, the multilevel power converter comprising:

a first capacitor provided in a positive electrode circuit;

a second capacitor connected with the first capacitor in series, and provided in a negative electrode circuit;

a first electric circuit formed of a first switching element through which an electric current flows from the positive electrode circuit to an AC circuit, and a first diode connected with the first switching element in anti-parallel;

a second electric circuit formed of a second switching element, and a second diode connected with the second switching element in series, the second electric circuit being configured to form an electric path which connects a capacitor circuit formed of the first capacitor and the second capacitor and the AC circuit with each other;

a third electric circuit formed of a third switching element, and a third diode connected with the third switching element in series, the third electric circuit being configured to form an electric path which connects the capacitor circuit and the AC circuit with each other, and through which an electric current flows in a direction opposite to the second electric circuit;

a fourth electric circuit formed of a fourth switching element through which an electric current flows from the AC circuit to the negative electrode circuit, and a fourth diode connected with the fourth switching element in anti-parallel;

an AC bus which is laminated, the AC bus forming the AC circuit;

a capacitor bus which is laminated, the capacitor bus being stacked with the AC bus and configured to form the capacitor circuit;

a positive electrode bus which is laminated, the positive electrode bus being stacked with the AC bus and the capacitor bus and configured to form the positive electrode circuit; and

a negative electrode bus which is laminated, the negative electrode bus being stacked with the AC bus and the capacitor bus and configured to form the negative electrode circuit, wherein

the AC bus, the capacitor bus, the positive electrode bus or the negative electrode bus are stacked above each other, so as to form three layers in total, with the positive electrode bus and the negative electrode bus being set in one layer,

the plurality of electric circuits arranged such that each of the first electric circuit and the fourth electric circuit is adjacent to either one of the second electric circuit or the third electric circuit so as to reduce inductance in a communication loop, and

the electric circuits and the capacitors are disposed on a surface of the AC bus which is present in an uppermost layer, the first electric circuit, the second electric circuit, the third electric circuit, and the fourth electric circuit being arranged in a defined order in one lateral line, the capacitors being disposed parallel to each other in a lateral direction in line separate from the electric circuits.

2. The multilevel power converter according to claim 1 , wherein

the positive electrode bus is stacked with the AC bus and the capacitor bus without overlapping with the negative electrode bus.

3. The multilevel power converter according to claim 1 , wherein

the plurality of semiconductor modules includes:

a first semiconductor module in which the first electric circuit is formed;

a second semiconductor module in which the second electric circuit is formed;

a third semiconductor module in which the third electric circuit is formed; and

a fourth semiconductor module in which the fourth electric circuit is formed, wherein

each of the first semiconductor module and the fourth semiconductor module is disposed so as to be adjacent to either one of the second semiconductor module or the third semiconductor module.

4. The multilevel power converter according to claim 3 , wherein

the power conversion circuit performs an inverter operation which converts DC power to AC power,

the second electric circuit is formed so as to allow an electric current to flow from the capacitor circuit to the AC circuit,

the first semiconductor module is disposed adjacent to the second semiconductor module, and

the fourth semiconductor module is disposed adjacent to the third semiconductor module.

5. The multilevel power converter according to claim 3 , wherein

the power conversion circuit performs a converter operation which converts AC power to DC power,

the second electric circuit is formed so as to allow an electric current to flow from the capacitor circuit to the AC circuit,

the first semiconductor module is disposed adjacent to the third semiconductor module, and

the fourth semiconductor module is disposed adjacent to the second semiconductor module.

6. The multilevel power converter according to claim 1 , wherein

the plurality of semiconductor modules includes:

a first semiconductor module in which the first electric circuit and the second electric circuit are formed; and

a second semiconductor module in which the third electric circuit and the fourth electric circuit are formed.

7. The multilevel power converter according to claim 6 , wherein

the power conversion circuit performs an inverter operation which converts DC power to AC power, and

the second electric circuit is formed so as to allow an electric current to flow from the capacitor circuit to the AC circuit.

8. The multilevel power converter according to claim 6 , wherein

the power conversion circuit performs a converter operation which converts AC power to DC power, and

the second electric circuit is formed so as to allow an electric current to flow from the AC circuit to the capacitor circuit.

Assignments (2)
CHANGE OF NAME Recorded Apr 26, 2024
From: TOSHIBA MITSUBISHI-ELECTRIC INDUSTRIAL SYSTEMS CORPORATION
To: TMEIC CORPORATION
Reel/Frame 067244/0359 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 24, 2018
From: FUJII, YOSUKE
To: TOSHIBA MITSUBISHI-ELECTRIC INDUSTRIAL SYSTEMS CORPORATION
Reel/Frame 046949/0826 →
Continuity (1)
Related Publication 20200212821A1 · Jul 2, 2020