IP Library Granted Patent US 10,539,846
Granted Patent B2
US 10,539,846 · App. 16/109,834 · Granted Jan 21, 2020

Display device

Inventors: Yohei Yamaguchi (Tokyo, JP); Arichika Ishida (Tokyo, JP); Hidekazu Miyake (Tokyo, JP); Hiroto Miyake (Tokyo, JP); Isao Suzumura (Tokyo, JP)
Assignee: Japan Display Inc.
G02F1/1368G02F1/13439G02F1/134309G02F1/136209G02F1/136227H01L27/1225H01L29/7869H01L29/78633G02F2001/13685G02F2001/136218G02F2202/10H01L29/42384
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,539,846
App. No.
16/109,834
Granted
Jan 21, 2020
Kind
B2
Abstract

According to one embodiment, a display device includes an insulating substrate, a thin-film transistor including a semiconductor layer formed on a layer above the insulating substrate, a gate electrode which at least partly overlaps the semiconductor layer, and a first electrode and a second electrode which are electrically connected to the semiconductor layer, and a light shielding layer formed between the thin-film transistor and the insulating substrate to at least partly overlap the semiconductor layer, the light shielding layer electrically connected to the gate electrode.

Claims (15)

1. A semiconductor device comprising:

an insulating substrate;

a semiconductor layer above the insulating substrate;

a first electrode layer and a second electrode layer which are electrically connected to the semiconductor layer;

a first metal layer opposed to a first surface of the semiconductor layer;

a first insulating layer between the first metal layer and the semiconductor layer;

a second metal layer opposed to a second surface of the semiconductor layer;

a second insulating layer between the second metal layer and the semiconductor layer;

a third metal layer electrically connecting the first metal layer and the second metal layer via one contact hole penetrating the first insulating film and the second insulating film, wherein

the first electrode layer, the second electrode layer, and the third metal layer are all formed of the same material, and

the third metal layer directly contacts a top surface and a side surface of the second metal layer and a top surface of the first metal layer.

2. The semiconductor device of claim 1 , wherein the semiconductor layer is formed of an oxide semiconductor.

3. The semiconductor device of claim 1 , wherein the first metal layer or the second metal layer includes a gate electrode.

4. The semiconductor device of claim 1 , wherein the first insulating layer or the second insulating layer includes a gate insulating film.

5. The semiconductor device of claim 1 , wherein the first electrode layer and the second electrode layer contact a top surface of the semiconductor layer which is the first surface or the second surface.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 22, 2025
From: JAPAN DISPLAY INC.
To: MAGNOLIA WHITE CORPORATION
Reel/Frame 072130/0313 →