Apparatuses and methods for performing logical operations using sensing circuitry

1. A system, comprising:

a host configured to generate instructions; and

a memory device coupled to the host and comprising:

an array of memory cells coupled to sensing circuitry comprising a sense amplifier latch and a compute component latch; and

control circuitry configured to execute instructions from the host by causing logical operations to be performed on operands stored in memory cells corresponding to a same column of the array and coupled to different access lines of the array by:

providing, to logical operation selection logic coupled to the sense amplifier latch and to the compute component latch, a particular combination of logical operation selection signals corresponding to a selected logical operation to be performed on the operands; and

wherein the selected logical operation comprises one from among a group of selectable logical operations corresponding to different respective logical selection signal combinations, the group including an exclusive OR (XOR) logical operation; and

wherein the logical operation selection logic comprises:

a first pair of transistors having their gates commonly coupled to a first digit line through a first isolation transistor; and

a second pair of transistors having their gates commonly coupled to a second digit line through a second isolation transistor;

wherein a source/drain region of the first pair of transistors are configured to receive respective logical operation selection control signals, and wherein a source/drain region of the second pair of transistors are configured to receive different respective logical operation selection control signals.

2. The system of claim 1 , wherein the host comprises a processing resource configured to generate the instructions.

3. The system of claim 2 , wherein the processing resource comprises a host processor.

4. The system of claim 2 , wherein the processing resource comprises a controller.

5. The system of claim 1 , wherein the control circuitry comprises a state machine.

6. The system of claim 1 , wherein the control circuitry comprises a sequencer.

7. The system of claim 1 , wherein the control circuitry is configured to cause the selected logical operation to be performed without activating a column decode signal corresponding to the same column of the array.

8. The system of claim 1 , wherein the host comprises a processor, and wherein the processor is on a separate integrated circuit from an integrated circuit on which the memory device is located.

9. The system of claim 1 , wherein the host and the memory device are on a same integrated circuit.

10. The system of claim 1 , wherein the host comprises a processing resource configured to perform logical operations in addition to those logical operations performed on the memory device.

11. The system of claim 1 , further comprising a control bus configured to provide signals from the host to be decoded by the control circuitry.

12. The system of claim 1 , wherein the operands on which the selected logical operation is performed include:

a first data value stored in a first memory cell coupled to a first access line of the array; and

a second data value stored in a second memory cell coupled to a second access line of the array; and

wherein the control circuitry configured to cause performance of the selected logical operation by:

activating the first access line a single time; and

activating the second access line a single time.

13. The system of claim 1 , wherein the group of selectable logical operations further includes an XNOR logical operation, a sense amplifier clear logical operation, and a sense amplifier set logical operation.

14. A system, comprising:

a host configured to generate instructions; and

a memory device coupled to the host and comprising:

an array of memory cells coupled to sensing circuitry comprising a plurality of sense amplifier latches and a respective plurality of compute component latches corresponding thereto on a per column basis; and

control circuitry configured to execute instructions from the host by causing logical operations to be performed, in parallel, on operands stored in memory cells corresponding to a same column of the array and coupled to different access lines of the array by:

providing, to logical operation selection logic, a particular combination of logical operation selection signals corresponding to a selected logical operation to be performed on the operands corresponding to the respective same columns;

wherein the selected logical operation comprises one from among a group of selectable logical operations corresponding to different respective logical selection signal combinations, the group including an exclusive OR (XOR) logical operation, an XNOR logical operation, a sense amplifier reset operation, and a sense amplifier set operation;

wherein the logical operation selection logic comprises a plurality of groups of transistors, with each group being coupled to the compute component latch and the sense amplifier latch of one of the respective columns; and

wherein each group of the plurality of groups of transistors of the logical operation selection logic comprises:

a first pair of transistors having their gates commonly coupled to a first digit line through a first isolation transistor; and

a second pair of transistors having their gates commonly coupled to a second digit line through a second isolation transistor;

wherein a source/drain region of the first pair of transistors are configured to receive respective logical operation selection control signals, and wherein a source/drain region of the second pair of transistors are configured to receive different respective logical operation selection control signals.

15. The system of claim 14 , wherein the memory device comprises a processor-in-memory device coupled to the host via a bus, and wherein the host comprises a processor configured to perform logical operations in addition to logical operations performed on the memory device.

16. A method, comprising:

generating instructions on a host coupled to a memory device comprising an array of memory cells coupled to sensing circuitry comprising a sense amplifier latch and a compute component latch; and

executing the instructions using control circuitry of the memory device, wherein executing the instructions comprises causing performance of logical operations on operands stored in memory cells corresponding to a same column of the array and coupled to different access lines of the array by:

providing, to logical operation selection logic coupled to the sense amplifier latch and to the compute component latch, a particular combination of logical operation selection signals corresponding to a selected logical operation to be performed on the operands;

wherein the selected logical operation comprises one from among a group of selectable logical operations corresponding to different respective logical selection signal combinations, the group including an exclusive OR (XOR) logical operation;

wherein the operands on which the selected logical operation is performed include:

a first data value stored in a first memory cell coupled to a first access line of the array; and

a second data value stored in a second memory cell coupled to a second access line of the array; and

wherein performing the selected logical operation includes:

enabling the sense amplifier latch, a first time, while the first access line is activated;

subsequently disabling the sense amplifier latch; and

subsequently enabling the sense amplifier latch, a second time, while the second access line is activated.

17. The method of claim 16 , further comprising providing the instructions from the host to the control circuitry via a control bus.

18. The method of claim 16 ,

wherein the control circuitry is configured to cause performance of the selected logical operation by:

activating the first access line a single time; and

activating the second access line a single time.

19. The method of claim 16 , wherein performing the selected logical operation further includes enabling the particular combination of logical operation selection signals corresponding to the selected logical operation while the sense amplifier is enabled the second time.