IP Library Granted Patent US 10,636,732
Granted Patent B2
US 10,636,732 · App. 16/111,984 · Granted Apr 28, 2020

Power module based on multi-layer circuit board

Inventors: Fabian Mohn (Ennetbaden, CH); Juergen Schuderer (Zürich, CH); Felix Traub (Birmenstorf, CH)
Assignee: ABB Schweiz AG
H01L23/49822H01L23/13H01L23/142H01L23/3735H01L23/5383H01L24/48H01L24/49H01L25/072H05K1/0263H05K1/183H01L2224/0603H01L2224/40225H01L2224/48491H01L2224/49111H01L2224/49175H01L2224/49431H01L2224/49433H01L2924/00014H01L2924/10272H01L2924/1203H01L2924/1301H01L2924/1304H01L2924/13055H01L2924/13091H01L2924/15153H01L2924/181H05K1/0204H05K1/0206H05K3/0061H05K2201/10166H05K2201/10318
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,636,732
App. No.
16/111,984
Granted
Apr 28, 2020
Kind
B2
Abstract

A power module comprises at least one power semiconductor device with an electrical top contact area on a top side; and a multi-layer circuit board with multiple electrically conducting layers which are separated by multiple electrically isolating layers, the electrically isolating layers being laminated together with the electrically conducting layers; wherein the multi-layer circuit board has at least one cavity, which is opened to a top side of the multi-layer circuit board, which cavity reaches through at least two electrically conducting layers; wherein the power semiconductor device is attached with a bottom side to a bottom of the cavity; and wherein the power semiconductor device is electrically connected to a top side of the multi-layer circuit board with a conducting member bonded to the top contact area and bonded to the top side of the multi-layer circuit board.

Claims (43)

1. A power module, comprising:

at least one power semiconductor device with an electrical top contact area on a top side;

a multi-layer circuit board with multiple electrically conducting layers and an electrically conducting bottom layer which are separated by multiple electrically isolating layers, the multiple electrically isolating layers being laminated together with the electrically conducting layers and the electrically conducting bottom layer, which is provided at a bottom side of the multi-layer circuit board;

wherein the multi-layer circuit board has at least one cavity, which is opened to a top side of the multi-layer circuit board, which the at least one cavity reaches through the multiple electrically conducting layers and the multiple electrically isolating layers and the at least one cavity reaches through the multi-layer circuit board to the electrically conducting bottom layer;

wherein the at least one power semiconductor device is electrically connected to a top side of the multi-layer circuit board with a conducting member bonded to the top contact area and bonded to the top side of the multi-layer circuit board;

wherein the power semiconductor device is bonded with a bottom contact area to the electrically conducting bottom layer;

wherein the electrically conducting bottom layer is part of an insulated metal substrate that forms an integral part of the multi-layer circuit board, the insulated metal substrate comprising the electrically conducting bottom layer and a further metal layer isolated from the electrically conducting bottom layer by a further isolation layer different from the multiple electrically isolating layers.

2. The power module of claim 1 ,

wherein the electrically conducting bottom layer is part of a ceramics substrate comprising the electrically conducting bottom layer attached to a ceramics layer.

3. The power module of claim 1 ,

wherein the multi-layer circuit board comprises at least two multi-layer circuit boards that have at least one cavity, in which power semiconductor devices are bonded, are attached to a common substrate.

4. The power module of claim 1 ,

wherein the electrically conducting bottom layer or a metal layer attached to the electrically conducting bottom layer has a structured bottom surface for cooling.

5. The power module of claim 1 ,

wherein the at least one power semiconductor device is completely received in the at least one cavity.

6. The power module of claim 1 ,

wherein the at least one power semiconductor device has a gate contact area on the top side, which is electrically connected with the conducting member to the top side of the multi-layer circuit board.

7. The power module of claim 1 ,

wherein the multi-layer circuit board comprises at least two cavities, in which at least two power semiconductor devices are attached with bottom sides to the bottoms of the cavities; and/or

wherein each of the at least one power semiconductor device is positioned in a separate cavity.

8. The power module of claim 1 ,

wherein the at least one power semiconductor device is electrically connected via wirebonds as the conducting member to the top side of the multi-layer circuit board; and/or

wherein the at least one power semiconductor device is electrically connected via a metal strip as the conducting member to the top side of the multi-layer circuit board.

9. The power module of claim 1 ,

wherein a metal buffer layer is bonded to the top contact area of the at least one power semiconductor device and the conducting member interconnecting the top contact area with the top side of the multi-layer circuit board is bonded to the metal buffer layer.

10. The power module of claim 1 ,

wherein a first electrically conducting layer and a second electrically conducting layer electrically connected to the top contact area and the bottom contact area of the at least one power semiconductor device are overlapping each other in at least more than 10% of an area of the top side or the bottom side of the multi-layer circuit board; and/or

wherein the first electrically conducting layer and/or the second electrically conducting layer extend over more than 50% of the area of the top side or bottom side of the multi-layer circuit board.

11. The power module of claim 1 ,

wherein a first electrically conducting layer and/or a second electrically conducting layer electrically connected to the top and/or bottom contact areas of the at least one power semiconductor device are thicker than a third electrically conducting layer electrically interconnected with a gate contact area of the power semiconductor device.

12. The power module of claim 1 ,

wherein the multiple electrically conducting layers of the multi-layer circuit board are interconnected by conducting vias extending through the multi-layer circuit board orthogonally to the multiple electrically conducting layers.

13. The power module of claim 1 ,

wherein the power module comprising at least two power semiconductor switches electrically interconnected by the electrically conducting layers of the multi-layer circuit board, the bottom layer and the conducting member to form a half-bridge.

14. The power module of claim 1 ,

wherein terminals for connecting an external connection of the power module are directly bonded to the top side of the multi-layer circuit board and/or are part of the multi-layer circuit board.

15. The power module of claim 1 ,

wherein the multi-layer circuit board and the at least one power semiconductor device in the cavity are encapsulated into a plastics material.

16. The power module of claim 2 , wherein the multi-layer circuit board comprises at least two multi-layer circuit boards that have at least one cavity in which power semiconductor devices are bonded, are attached to a common substrate.

17. The power module of claim 2 , wherein the electrically conducting bottom layer or a metal layer attached to the electrically conducting bottom layer has a structured bottom surface for cooling.

18. The power module of claim 3 , wherein the electrically conducting bottom layer or a metal layer attached to the electrically conducting bottom layer has a structured bottom surface for cooling.

19. The power module of claim 2 , wherein the at least one power semiconductor device is completely received in the at least one cavity.

20. The power module of claim 3 , wherein the at least one power semiconductor device is completely received in the at least one cavity.

Assignments (5)
CHANGE OF NAME Recorded Jul 23, 2024
From: HITACHI ENERGY SWITZERLAND AG
To: HITACHI ENERGY LTD
Reel/Frame 068061/0566 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 9, 2023
From: HITACHI ENERGY SWITZERLAND AG
To: HITACHI ENERGY SWITZERLAND AG; AUDI AG
Reel/Frame 064532/0504 →
CHANGE OF NAME Recorded Dec 31, 2021
From: ABB POWER GRIDS SWITZERLAND AG
To: HITACHI ENERGY SWITZERLAND AG
Reel/Frame 058666/0540 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 6, 2020
From: ABB SCHWEIZ AG
To: ABB POWER GRIDS SWITZERLAND AG
Reel/Frame 052916/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 22, 2019
From: MOHN, FABIAN; SCHUDERER, JUERGEN; TRAUB, FELIX
To: ABB SCHWEIZ AG
Reel/Frame 050134/0115 →
Priority Claims (1)
EP 16157209 · Feb 24, 2016 · regional
Continuity (2)
Continuation PCTEP2017054208 · Feb 23, 2017
Related Publication 20180366400A1 · Dec 20, 2018
Cited By (1)
US 12,218,192