IP Library Granted Patent US 10,644,093
Granted Patent B2
US 10,644,093 · App. 16/112,770 · Granted May 5, 2020

Display unit

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,644,093
App. No.
16/112,770
Granted
May 5, 2020
Kind
B2
Abstract

A display unit includes a first substrate, a transistor, first and second wiring layers, and an insulating film. The first substrate is provided with a display region and a peripheral region. The transistor is provided in the display region, and includes a semiconductor layer, a gate electrode facing the semiconductor layer, a gate insulating film between the gate electrode and the semiconductor layer, and a source-drain electrode electrically coupled to the semiconductor layer. The first wiring layer is provided in the peripheral region, electrically coupled to the transistor, and disposed closer to the first substrate than the same layer as the gate electrode and the source-drain electrode. The second wiring layer is provided on the first substrate and has an electric potential different from the first wiring layer. The insulating film is provided between the second wiring layer and the first wiring layer.

Claims (29)

1. A display unit comprising:

a first substrate provided with a display region and a peripheral region outside the display region;

a transistor provided in the display region on the first substrate, the transistor including a semiconductor layer, a gate electrode that faces the semiconductor layer, a gate insulating film located between the gate electrode and the semiconductor layer, and a source-drain electrode electrically coupled to the semiconductor layer;

a first wiring layer provided in the peripheral region on the first substrate, the first wiring layer being electrically coupled to the transistor and being disposed at a position closer to the first substrate than a position in same layer as the gate electrode and the source-drain electrode of the transistor;

a second wiring layer provided on the first substrate and in the peripheral region, the second wiring layer having an electric potential that is different from an electric potential of the first wiring layer; and

an insulating film provided between the second wiring layer and the first wiring layer.

2. The display unit according to claim 1 , wherein the first wiring layer has a thickness that is smaller than each of a thickness of the gate electrode and a thickness of the source-drain electrode.

3. The display unit according to claim 1 , further comprising a connection wiring layer that is provided in the same layer as the gate electrode or the source-drain electrode, and is electrically coupled to the first wiring layer.

4. The display unit according to claim 1 , further comprising a display element provided in the display region on the first substrate, the display element including a first electrode, an organic layer, and a second electrode.

5. The display unit according to claim 1 , wherein the transistor includes, in order from a position close to the first substrate, the semiconductor layer, the gate insulating film, the gate electrode, and the source-drain electrode.

6. The display unit according to claim 5 , wherein the insulating film includes a first insulating film that covers the first wiring layer, and a second insulating film that is provided between the gate electrode and the source-drain electrode, the second insulating film extending to the peripheral region.

7. The display unit according to claim 6 , further comprising an organic insulating film that is provided between the gate electrode and the source-drain electrode and is stacked on the second insulating film, the organic insulating film extending to the peripheral region.

8. The display unit according to claim 7 , wherein the organic insulating film has a groove in the peripheral region, and the second wiring layer is provided in the groove.

9. The display unit according to claim 5 , wherein the insulating film includes a first insulating film that covers the first wiring layer, and the gate insulating film.

10. The display unit according to claim 1 , further comprising:

a sealing section that is provided in the peripheral region on the first substrate and surrounds the display region; and

a second substrate that faces the first substrate, with the sealing section being interposed therebetween.

11. The display unit according to claim 10 , wherein the first wiring layer is provided to face the sealing section.

12. The display unit according to claim 1 , wherein the first wiring layer extends in a direction orthogonal to the second wiring layer.

13. The display unit according to claim 1 , wherein the semiconductor layer includes an oxide semiconductor material.

14. The display unit according to claim 1 , further comprising an additional electrode that faces the semiconductor layer and is provided in same layer as the first wiring layer, the additional electrode being electrically coupled to one of the gate electrode and the source-drain electrode.

15. The display unit according to claim 1 , wherein the first wiring layer includes one or more of molybdenum, titanium, tungsten, and copper.

16. A display unit comprising:

a first substrate provided with a display region and a peripheral region outside the display region;

a transistor provided in the display region on the first substrate, the transistor including a semiconductor layer, a gate electrode that faces the semiconductor layer, a gate insulating film located between the gate electrode and the semiconductor layer, and a source-drain electrode electrically coupled to the semiconductor layer;

a first wiring layer provided in the peripheral region on the first substrate, the first wiring layer being electrically coupled to the transistor and being disposed at a position closer to the first substrate than a position in same layer as the gate electrode and the source-drain electrode of the transistor;

a second wiring layer provided on the first substrate and in the peripheral region, the second wiring layer having an electric potential that is different from an electric potential of the first wiring layer;

an insulating film provided between the second wiring layer and the first wiring layer; and

a storage capacitor that includes a pair of electrodes, one of the pair of electrodes being provided in same layer as the first wiring layer.

Assignments (5)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 18, 2025
From: JDI DESIGN AND DEVELOPMENT G.K.
To: MAGNOLIA BLUE CORPORATION
Reel/Frame 072039/0656 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 31, 2024
From: JOLED, INC.
To: JDI DESIGN AND DEVELOPMENT G.K.
Reel/Frame 066382/0619 →
CORRECTION BY AFFIDAVIT FILED AGAINST REEL/FRAME 063396/0671 Recorded Jun 12, 2023
From: JOLED, INC.
To: JOLED, INC.
Reel/Frame 064067/0723 →
SECURITY INTEREST Recorded Apr 20, 2023
From: JOLED, INC.
To: INCJ, LTD.
Reel/Frame 063396/0671 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 27, 2018
From: MURAI, ATSUHITO; TERAI, YASUHIRO; MARUYAMA, TAKASHI; OSHIMA, YOSHIHIRO; TOYOTA, MOTOHIRO; EBIHARA, RYOSUKE; HIROMASU, YASUNOBU
To: JOLED INC.
Reel/Frame 046707/0607 →