IP Library Granted Patent US 10,923,550
Granted Patent B2
US 10,923,550 · App. 16/114,301 · Granted Feb 16, 2021

Display device with organic layer with different thickness

Inventor: Tomohiko Naganuma (Tokyo, JP)
Assignee: Japan Display Inc.
H01L27/3276H01L27/326H01L27/3258H01L51/0097H01L51/5253H01L51/56H01L2227/323H01L2251/301H01L2251/5338H01L2251/558
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,923,550
App. No.
16/114,301
Granted
Feb 16, 2021
Kind
B2
Abstract

A display device includes a display region including a plurality of first regions, and a plurality of second regions arranged with a certain gap between the plurality of first regions, wherein each of the plurality of first regions includes a transistor, a first organic layer, a wiring, a first organic insulating layer on the wiring and the transistor, a display element on the first organic insulating layer, a first sealing layer on the display element and stacked in order with a first inorganic insulating layer, a second organic insulating layer and a second inorganic insulating layer, each of the plurality of second regions includes the wiring, a second organic layer on the wiring, a second sealing layer stacked in order with the first inorganic insulating layer and the second inorganic insulating layer, and a thickness of the second organic layer is smaller than the thickness of the first organic layer.

Claims (32)

1. A display device comprising:

a display region including a plurality of first regions, and a plurality of second regions arranged with a certain gap between the plurality of first regions;

wherein

one of the plurality of second regions is in between two of the plurality of the first regions, each of the plurality of first regions includes a transistor, a first planarization layer on the transistor, a wiring, a first organic insulating layer on the wiring and the transistor, a display element on the first organic insulating layer, and a first sealing layer on the display element and stacked in order with a first inorganic insulating layer, a second organic insulating layer and a second inorganic insulating layer, each of the plurality of second regions includes the wiring, a second planarization layer on the wiring, a second sealing layer stacked in order with the first inorganic insulating layer and the second inorganic insulating layer,

the first planarization layer includes an organic resin,

the second planarization layer includes an organic resin,

the first planarization layer has a first thickness, the first thickness is a constant thickness of a first area where the first planarization layer is located without overlapping with the transistor and the wiring,

the second planarization layer has a second thickness, the second thickness is a constant thickness of a second area where the second planarization layer is located without overlapping with the transistor and the wiring,

the second thickness is smaller than the first thickness,

each of the plurality of first regions includes a light emitting region where the display element emits light, and each of the plurality of second regions is a non-light emitting region,

the plurality of second regions are arranged along a first direction of the display region,

the plurality of first regions are arranged parallel along the first direction,

the first direction is parallel to the short side of the display device,

the plurality of first regions are arranged continuously in three or more in the second direction, and

the plurality of second regions are repeatedly arranged at intervals of three or more first regions in the second direction.

2. The display device according to claim 1 , wherein the thickness of the second sealing layer is smaller than the thickness of the first sealing layer.

3. The display device according to claim 1 , wherein the second thickness is 50% or less than the first thickness.

4. The display device according to claim 3 , wherein the second thickness is 1 μm or less.

5. The display device according to claim 1 , wherein at least one of the first inorganic insulating layer and the second inorganic insulating layer is a silicon nitride layer.

6. The display device according to claim 5 , wherein a thickness of the first inorganic insulating layer and the second inorganic insulating layer is 50 nm or more and 200 nm or less.

7. The display device according to claim 6 , wherein a thickness of the second organic insulating layer is 5 μm or more and 20 μm or less.

8. The display device according to claim 1 wherein the display element includes an organic EL element.

9. The display device according to claim 1 , wherein the wiring has malleability and ductility.

10. The display device according to claim 9 , further comprising:

a substrate having flexibility.

11. The display device according to claim 1 , wherein the plurality of second regions is arranged in a lattice shape.

12. The display device according to claim 1 , further comprising an insulating layer, wherein

the transistor includes a source electrode and a drain electrode on the insulating layer,

a bottom surface of the first planarization layer is in contact with the insulating layer at the first area, and

a bottom surface of the second planarization layer is in contact with the insulating layer at the second area.

13. The display device according to claim 12 , wherein

a top surface of the second planarization layer at the second area is lower than a top surface of the first planarization layer at the first area.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 22, 2025
From: JAPAN DISPLAY INC.
To: MAGNOLIA WHITE CORPORATION
Reel/Frame 072130/0313 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 28, 2018
From: NAGANUMA, TOMOHIKO
To: JAPAN DISPLAY INC.
Reel/Frame 046719/0323 →