IP Library Granted Patent US 11,055,105
Granted Patent B2
US 11,055,105 · App. 16/118,492 · Granted Jul 6, 2021

Concurrent image measurement and execution

Inventor: Olivier Duval (Pacifica, CA)
Assignee: Micron Technology, Inc.
G06F9/4406
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,055,105
App. No.
16/118,492
Granted
Jul 6, 2021
Kind
B2
Abstract

Apparatuses and methods related to concurrently measuring and executing images. An apparatus for concurrently measuring and executing images can include a memory device, a first processing resource and a second processing resource. The first processing resource can execute instructions stored in the memory device to execute a first portion of an image responsive to measuring the first portion of the image and execute a second portion of the image responsive to measuring the second portion of the image. The second processing resource can execute instructions stored in the memory device to measure the first portion of the image and measure the second portion of the image concurrently with an execution of the first portion of the image by the first processing resource.

Claims (30)

1. An apparatus, comprising:

a memory device;

a first processing resource executing instructions stored in the memory device to:

execute a first portion of an image responsive to measuring the first portion of the image, wherein the first portion of the image includes a first set of instructions and wherein the execution of first portion of the image is sequential to the measuring of the first portion of the image;

execute a second portion of the image responsive to measuring the second portion of the image, wherein the second portion of the image includes a second set of instructions; and

a second processing resource executing instructions stored in the memory device to:

measure the first portion of the image utilizing a cryptographic key and a signature to determine whether the first portion of the image has been produced by a trusted agent; and

measure the second portion of the image, concurrently with an execution of the first portion of the image by the first processing resource, utilizing the cryptographic key and the signature to determine whether the second portion of the image has been produced by the trusted agent.

2. The apparatus of claim 1 , wherein the second processing resource is a cryptoprocessor.

3. The apparatus of claim 1 , wherein the first processing resource executing instructions to execute the first portion and the second portion of the image further executes instructions to execute the first portion and the second portion from the memory device.

4. The apparatus of claim 3 , wherein the first processing resource executing instructions to execute the first portion and the second portion of the image further executes instructions to execute the first portion and the second portion from the memory device without loading the first portion and the second portion to cache.

5. The apparatus of claim 1 , wherein the first processing resource is further configured to determine a completion of the measurement of the first portion of the image and the second portion of the image utilizing a loop structure.

6. The apparatus of claim 1 , wherein the first portion is a second stage boot loader (SSBL).

7. The apparatus of claim 6 , wherein the second portion is an operating system (OS).

8. The apparatus of claim 1 , wherein the first portion is a first stage boot loader (FSBL).

9. The apparatus of claim 8 , wherein the second portion is a SSBL.

10. The apparatus of claim 1 , wherein the processing resource executing instructions to measure the first portion of the image and to measure the second portion of the image further executes instructions to authenticate and verify the first portion of the image and the second portion of the image.

11. The apparatus of claim 1 , wherein the memory device comprises the second processing resource.

12. A device, comprising:

a memory device;

a processing resource executing instructions stored in the memory device to:

copy, during a boot sequence and from the memory device, to a volatile memory device a first portion of an image responsive to a measurement of the first portion of the image by a cryptoprocess;

execute the first portion of the image concurrently with a measurement of the second portion of the image by the cryptoprocessor, responsive to copying the first portion of the image, wherein the first portion of the image includes a first set of instructions and wherein the execution of first portion of the image is sequential to the measuring of the first portion of the image;

copy, from the memory device, to the volatile memory device a second portion of the image responsive to a measurement of the second portion of the image by the cryptoprocessor;

execute the second portion of the image concurrently with a measurement of a third portion of the image by the cryptoprocessor, responsive to copying the second portion of the image, wherein the second portion of the image includes a second set of instructions;

copy, from the memory device, the third portion of the image responsive to a measurement of the third portion of the image by the cryptoprocessor, wherein the first portion of the image, the second portion of the image, and the third portion of the image are measured utilizing a cryptographic key and a signature to determine whether the first portion, the second portion, and the third portion of the image have been produced by a trusted agent; and

execute the third portion of the image responsive to copying the third portion of the image, wherein the third portion of the image includes a third set of instructions.

13. The device of claim 12 , wherein the processing resource executing instructions to execute the first portion, the second portion, and the third portion of the image further executes instructions to poll the memory device to determine that the first portion, the second portion, and the third portion of the image have been measured.

14. The device of claim 13 , wherein the processing resource executing instructions to poll the memory device further executes instructions to access a register of the memory device to determine that the first portion, the second portion, and the third portion of the image have been measured.

15. The device of claim 14 , wherein the processing resource executing instructions to copy the second portion of the image and to copy the third portion of the image further executes instructions to merge an execution stream of the cryptoprocessor with an execution stream of the processing resource.

Assignments (5)
RELEASE OF SECURITY INTEREST Recorded Nov 14, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 051028/0835 →
RELEASE OF SECURITY INTEREST Recorded Oct 14, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050719/0550 →
SUPPLEMENT NO. 1 TO PATENT SECURITY AGREEMENT Recorded Nov 13, 2018
From: MICRON TECHNOLOGY, INC.
To: JPMORGAN CHASE BANK, N.A.., AS COLLATERAL AGENT
Reel/Frame 047630/0756 →
SUPPLEMENT NO. 10 TO PATENT SECURITY AGREEMENT Recorded Nov 13, 2018
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 048102/0420 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 31, 2018
From: DUVAL, OLIVIER
To: MICRON TECHNOLOGY, INC.
Reel/Frame 046763/0995 →
Continuity (1)
Related Publication 20200073675A1 · Mar 5, 2020