IP Library Granted Patent US 10,461,918
Granted Patent B2
US 10,461,918 · App. 16/119,581 · Granted Oct 29, 2019

Data transmission system

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,461,918
App. No.
16/119,581
Granted
Oct 29, 2019
Kind
B2
Abstract

A data transmission method includes, detecting an incoming link training sequence that is transmitted from an upstream transmitter, generating a marker indicating a timing location of a word included in the incoming link training sequence, generating a self link training sequence based on a local reference clock, adjusting a time difference in the incoming link training sequence and the self link training sequence, and retransmitting an incoming bit stream based on the self link training sequence being matched to the incoming link training sequence.

Claims (31)

1. A data transmission system, comprising:

a transmitter;

a receiver; and

retimer circuitry provided between the transmitter and the receiver, the retimer circuitry having local timing reference circuitry and clock data recovery circuitry,

wherein

the retimer circuitry is configured to

start performing a link training sequence of a data transmission based on a local reference clock generated from the local timing reference circuitry, and

after starting the performing of the link training sequence, perform a normal operation sequence of the data transmission based on a clock generated by the clock data recovery circuitry and by transitioning from the local reference clock, and

the retimer circuitry is further configured to

generate an incoming link training sequence marker based on a serial bit stream received from the transmitter,

generate a self link training sequence marker during the link training sequence, and

adjust a time difference in the incoming link training sequence marker and the self link training sequence marker before transmitting the serial bit stream to the receiver.

2. The data transmission system according to claim 1 , wherein the retimer circuitry is configured to start the normal operation sequence before the end of the link training sequence.

3. The data transmission system according to claim 1 , wherein

the retimer circuitry comprises an upstream-facing receiver having the clock data recovery circuitry, and

the upstream-facing receiver is configured to generate the incoming link training sequence marker.

4. The data transmission system according to claim 1 , wherein the retimer circuitry comprises serial bit rate generator circuitry configured to generate the self link training sequence marker during the link training sequence.

5. The data transmission system according to claim 1 , wherein the retimer circuitry is configured to perform the data transmission between a host and a device in a Universal Serial Bus.

6. The data transmission system according to claim 1 , wherein the retimer circuitry is configured to perform the data transmission between a source and a sink in a Display Port.

7. A data transmission system comprising:

a transmitter;

a receiver; and

retimer circuitry provided between the transmitter and the receiver,

wherein

the retimer circuitry comprises:

an upstream-facing receiver configured to receive a serial bit stream from the transmitter and generate an incoming link training sequence marker,

serial bit rate generator circuitry configured to generate a self link training sequence marker based on a local timing reference, and

a downstream-facing transmitter configured to transmit the serial bit stream to the receiver in synchronization with a serial bit clock recovered from the serial bit stream after adjusting a time difference in the incoming link training sequence marker and the self link training sequence marker.

8. The data transmission system according to claim 7 , wherein the retimer circuitry further comprises link training sequence pattern generator circuitry configured to receive the self link training sequence marker and a parallel word clock from the serial bit rate generator circuitry.

9. The data transmission system according to claim 7 , wherein the transmitter and the receiver are a host and a device respectively in a Universal Serial Bus.

10. The data transmission system according to claim 7 , wherein the transmitter and the receiver are a source and a sink respectively in a Display Port.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 20, 2024
From: KINETIC TECHNOLOGIES INTERNATIONAL HOLDINGS LP
To: AY DEE KAY LLC DBA INDIE SEMICONDUCTOR
Reel/Frame 068037/0425 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 3, 2024
From: KOBAYASHI, ALAN; SHETTIGARA, RAJANATHA; CHILUKURI, RAMAKRISHNA; AGARWAL, RAHUL KUMAR; YANAGISAWA, NOBUHIRO; THOMAS, SUJAN VALIYAKA; MORIIZUMI, RYUICHI; KUMASHIRO, SATORU
To: MEGACHIPS TECHNOLOGY AMERICA CORPORATION
Reel/Frame 066189/0969 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 30, 2022
From: KINETIC TECHNOLOGIES
To: KINETIC TECHNOLOGIES INTERNATIONAL HOLDINGS LP
Reel/Frame 059852/0228 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 7, 2020
From: MEGACHIPS TECHNOLOGY AMERICA CORPORATION
To: KINETIC TECHNOLOGIES
Reel/Frame 051756/0475 →