IP Library Granted Patent US 10,591,793
Granted Patent B2
US 10,591,793 · App. 16/122,408 · Granted Mar 17, 2020

Liquid crystal display panel

Inventor: Gen Koide (Tokyo, JP)
Assignee: Japan Display Inc.
G02F1/136286G02F1/1368G02F1/133514G02F1/134336G02F2001/13606G02F2201/40H01L29/78645H01L29/78696
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,591,793
App. No.
16/122,408
Granted
Mar 17, 2020
Kind
B2
Abstract

According to an aspect, a liquid crystal display panel includes an extending portion. The extending portion is metal wiring provided on the same plane as a plane parallel to a surface of a TFT substrate on which a scan line extends in the X-direction, and is electrically conductive metal extending from the scan line. The extending portion partially overlaps a space, but does not overlap an opening area, in the Z-direction.

Claims (30)

1. A display panel comprising:

a first substrate;

a semiconductor layer disposed over the first substrate;

a first insulating layer covering the semiconductor;

a first electrode disposed on the first insulating layer;

a second insulating layer covering the first insulating layer;

a first contact hole formed in the first insulating layer;

a second contact hole formed in the second insulating layer;

a second electrode disposed over the second insulating layer;

a third insulating layer that covers the second electrode and the second insulating layer;

a third electrode disposed on the third insulating layer;

a scan line that extends in a first direction and that has an extending portion extending in a second direction crossing the first direction; and

a signal line extending in the second direction,

wherein

at a first contact portion, the semiconductor layer is coupled to the first electrode,

at a second contact portion, the first electrode is coupled to the third electrode,

the first electrode overlaps the first contact portion and the second contact portion in a vertical direction vertical to the first substrate,

the first contact hole is defined on the first contact portion in the vertical direction and defined by an inner surface of the first electrode, the first contact hole coupling the semiconductor layer to the first electrode,

the second contact hole is defined on the second contact portion in the vertical direction and has:

a lower sidewall surface inside the inner surface of the first electrode; and

an upper sidewall surface outside the first contact hole,

the extending portion of the scan line extends along the signal line and overlaps the signal line that is disposed in a layer same as the first electrode.

2. The display panel according to claim 1 , wherein the second electrode is disposed between the second insulating layer and the third insulating layer that is disposed along the upper sidewall surface of the second contact hole.

3. The display panel according to claim 2 , wherein

the third electrode is a pixel electrode, and

the second electrode is a common electrode.

4. The display panel according to claim 2 , wherein the first substrate, the extending portion of the scan line, the semiconductor layer, the first insulating layer, the first electrode that is in the same layer of the signal line, the second insulating layer, the second electrode, the third insulating layer, and the third electrode are layered in this order.

5. The display panel according to claim 3 , wherein

the first electrode is a pedestal electrode,

the first substrate, the extending portion of the scan line, the semiconductor layer, the first insulating layer, the pedestal electrode that is in the same layer of the signal line, the second insulating layer, the common electrode, the third insulating layer, and the pixel electrode are layered in this order.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 22, 2025
From: JAPAN DISPLAY INC.
To: MAGNOLIA WHITE CORPORATION
Reel/Frame 072130/0313 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 13, 2018
From: KOIDE, GEN
To: JAPAN DISPLAY INC.
Reel/Frame 047473/0509 →