IP Library Granted Patent US 10,916,586
Granted Patent B2
US 10,916,586 · App. 16/124,254 · Granted Feb 9, 2021

Three dimensional memory array with select device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,916,586
App. No.
16/124,254
Granted
Feb 9, 2021
Kind
B2
Abstract

Three dimensional memory arrays and methods of forming the same are provided. An example three dimensional memory array can include a stack comprising a plurality of first conductive lines separated from one another by at least an insulation material, and at least one conductive extension arranged to extend substantially perpendicular to the plurality of first conductive lines such that the at least one conductive extension intersects each of the plurality of first conductive lines. Storage element material is arranged around the at least one conductive extension, and a select device is arranged around the storage element material. The storage element material is radially adjacent an insulation material separating the plurality of first conductive lines, and the plurality of materials arranged around the storage element material are radially adjacent each of the plurality of first conductive lines.

Claims (28)

1. An apparatus, comprising:

a select device including an inner concentric conductor material in physical contact with a storage element material, a conductive extension, and an outer concentric non-metallic material arranged around the inner concentric conductor material such that the outer concentric non-metallic material is in physical contact with the inner concentric conductor material, wherein:

the select device is arranged annularly around the storage element material; and

the outer concentric non-metallic material is in physical contact with a first surface, a second surface, and a third surface of the inner concentric conductor material.

2. The apparatus of claim 1 , wherein a plurality of materials comprising the select device are radially adjacent each of a plurality of first conductive lines of the apparatus.

3. The apparatus of claim 1 , wherein the outer concentric non-metallic material includes a semiconductor material.

4. The apparatus of claim 1 , wherein the outer concentric non-metallic material includes an insulator material.

5. The apparatus of claim 1 , wherein the select device is a metal-insulator-metal select device, a metal-semiconductor-metal select device, or an ovonic threshold switch.

6. The apparatus of claim 1 , wherein the outer concentric non-metallic material includes a lamellar stack that includes alternating semiconductor and insulator materials.

7. An apparatus, comprising:

a select device including an inner concentric conductor material in physical contact with storage element material, a conductive extension, and an outer concentric non-metallic material in physical contact with at least two surfaces of the inner concentric conductor material, wherein a plurality of materials comprising the select device are radially adjacent to the storage element material.

8. The apparatus of claim 7 , the select device includes a non-metallic material at an outside diameter of a ring geometry and a conductor material at an inside diameter of the ring geometry and in physical contact with the storage element material at two discrete locations.

9. The apparatus of claim 7 , further comprising a buffer material concentrically disposed between the select device and the storage element material.

10. The apparatus of claim 7 , wherein the storage element material, conductor material, and semiconductor material are concentrically arranged around a conductive extension.

11. The apparatus of claim 7 , wherein the conductor material is arranged between the outer concentric non-metallic material and the conductive extension.

12. The apparatus of claim 7 , wherein the select device and the storage element material are included in a three-dimensional memory array.

13. The apparatus of claim 7 , wherein first instances of the conductor material and the semiconductor material are isolated from second instances of the conductor material and the semiconductor material by an insulation material.

14. A system, comprising:

a three-dimensional memory array including a stack of alternating conductive lines and insulation materials; and

a plurality of discrete select devices, the plurality of discrete select devices each having a ring geometry, a respective one of the plurality of discrete select devices being located adjacent a respective conductive line, where:

each of the plurality of discrete select devices includes a non-metallic material at an outside diameter of the ring geometry and a conductor material at an inside diameter of the ring geometry and in physical contact with a storage element material; and

the non-metallic material is disposed on at least a first surface, a second surface, and a third surface of the conductor material.

15. The system of claim 14 , wherein each of the plurality of discrete select devices are in physical contact with the storage element material at two discrete locations.

16. The system of claim 14 , wherein the conductive lines and the conductor material at the inside diameter of the ring geometry comprise a same metal material.

17. The system of claim 14 , wherein the non-metallic material at the outside diameter of the ring geometry comprises a semiconductor material, a dielectric material, or combinations thereof.

18. The system of claim 14 , wherein a plurality of materials comprising the plurality of discrete select devices are radially adjacent each of a plurality of first conductive lines of the three-dimensional memory array.

19. An apparatus, comprising:

a select device including an inner concentric conductor material in physical contact with a storage element material, a conductive extension, and an outer concentric non-metallic material arranged around the inner concentric conductor material such that the outer concentric non-metallic material is in physical contact with the inner concentric conductor material, wherein the outer concentric non-metallic material includes a lamellar stack that includes alternating semiconductor and insulator materials.

Assignments (5)
RELEASE OF SECURITY INTEREST Recorded Nov 14, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 051028/0835 →
RELEASE OF SECURITY INTEREST Recorded Oct 14, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050719/0550 →
SUPPLEMENT NO. 1 TO PATENT SECURITY AGREEMENT Recorded Nov 13, 2018
From: MICRON TECHNOLOGY, INC.
To: JPMORGAN CHASE BANK, N.A.., AS COLLATERAL AGENT
Reel/Frame 047630/0756 →
SUPPLEMENT NO. 10 TO PATENT SECURITY AGREEMENT Recorded Nov 13, 2018
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 048102/0420 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 7, 2018
From: RAMASWAMY, D.V. NIRMAL; SILLS, SCOTT E.; SANDHU, GURTEJ S.
To: MICRON TECHNOLOGY, INC.
Reel/Frame 046809/0887 →